Boots – shoes – and leggings
Patent
1995-09-14
1998-11-24
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364491, G06F 1750
Patent
active
058416633
ABSTRACT:
A method and apparatus for designing circuits uses parameterized Hardware Description Language (HDL) modules stored in a library. A datapath synthesizer accesses the library and assigns values to parameters to form specific implementations of the parameterized HDL modules. The specific implementations of the parameterized HDL modules are used by the datapath synthesizer to implement an HDL circuit description. Each parameterized HDL module includes an entity description, a behavioral description, and an implementation description
REFERENCES:
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5487018 (1996-01-01), Loos et al.
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5519629 (1996-05-01), Mahmood et al.
patent: 5555201 (1996-09-01), Dangelo et al.
Dutt et al. ("Bridging high-level synthesis to RTL technology libraries", Proceedings-Design Automation Conference Proceedings of the 28th ACM/IEEE Design Automation Conference, Jun. 17, 1991, pp. 526-529).
Kim ("Parameter-driven data path VHDL model generation for ASIC design", IEEE, Proceedings of Sixth Annual IEEE International ASIC Conference and Exhibit, 27 Sep. 1993, pp. 270-273).
Kim ("Automatic behavioral Verilog model generation using engineering parameters", IEEE Comput. Soc. Press, Proceedings of the 1994 International Verilog HDL Conference, 14 Mar. 1994, pp. 108-114).
Preis et al. ("A reuse scenario for the VHDL-based hardware design flow", IEEE Comput. Soc. Press, Proceedings EURO-DAC '95: European Design Automation Conference with EURO-VHDL, 18 Sep. 1995, pp 464-469).
Dutt ("LEGEND: a language for generic component library description", IEEE Comput. Soc. Press, 1990 International Conference on Computer Languages, 12 Mar. 1990, pp. 198-207).
Smith et al. ("Flexible module generation in the FACE design environment", IEEE Comput. Soc. Press, IEEE International Conference on Computer-Aided Design, 7 Nov. 1988, pp. 396-399).
Claesen et al. ("Guided synthesis and formal verification techniques for parameterized hardware modules", IEEE Comput. Soc. Press, 11 Apr. 1988, pp. 90-99.
Katsadas et al. ("Regular module generation or stnadard cells: two alternative implementations of a library of functional building blocks", IFIP Transactions A (Computer Science and Technology), Jan. 1, 1993, pp. 167-181).
Kission et al. ("High level specification in electronic design", IEEE, ISIE '95 Proceedings of the IEEE International Symposium on Industrial Electronics, 10 Jul. 1995, vol. 1, pp. 21-26).
Asdjodi ("ELL: Extendable Library Language", IEEE Comput. Soc. Press, Proceedings of the Twenty-Third Annual Hawaii International Conference on System Sciences, vol. 2, 2 Jan. 1990, pp. 257-266).
Tsareff et al. ("An expert system approach to paramterized module synthesis", IEEE Circuits and Devices Magazine, vol. 4, No. 1, Jan. 1988, pp. 28-36).
Girczyc et al. ("Increasing Design Quality and Engineering Productivity through Design Reuse", Proceedings of the 30th Design Automation Conference, Dallas, TX, 14 Jun. 1993, pp. 48-53).
Ginetti Arnold
Mahmood Mossaddeq
Sharma Balmukund
Galliani William S.
Kik Phallaka
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Apparatus and method for synthesizing integrated circuits using does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for synthesizing integrated circuits using , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for synthesizing integrated circuits using will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1710170