Apparatus and method for synthesis of signals with programmable

Details Apparatus and method for synthesis of signals with programmable Apparatus and method for synthesis of signals with programmable

1993-08-31

1995-02-28

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synthesizer

375371, 377 39, 327113, H03L 718

Patent

active

053941063

ABSTRACT:
A synthesized jitter generator employing a novel digital architecture is provided. The apparatus provides period synthesis and controlled sinusoidal and non-sinusoidal jitter modulation functions of a square wave provided at its output. The architecture consists of a coupling of an N+M bit digital accumulator and an N bit synchronous counter to an N bit magnitude compare circuit. The output of the magnitude compare strobes the accumulator when the two inputs are equal in magnitude causing the accumulator to increment synchronously. The output of the magnitude compare is also a digital waveform whose average period is precisely defined by the input word to the accumulator. The lower M bits of the accumulator, which are not connected to the magnitude compare and which represent fractional clock periods, are connected to a programmable delay line which provides a correction in time to the magnitude compare output so that both the instantaneous and the average periods of the digital waveform at the delay line output reflect the accumulator input word. The input to the accumulator may be varied, creating a period modulated output from the apparatus. The modulation of the digital output of the accumulator by way of an adder placed between the accumulator and the magnitude compare allows direct time (jitter) modulation of the output waveform.

REFERENCES:
patent: 3633017 (1972-01-01), Crooke et al.
patent: 3746891 (1973-07-01), Rowe
patent: 4240034 (1980-12-01), Lowenschuss
patent: 4328554 (1982-05-01), Mantione
patent: 4476536 (1984-10-01), Jones, Jr.
patent: 4652832 (1987-03-01), Jasper
patent: 4886881 (1989-02-01), Ives et al.
patent: 4933898 (1990-06-01), Nuytkens et al.
Delay lines take on timing tasks, Components EDN Dec. 1991, pp. 108-111.
When Digital Systems Need Variable Delays, Commercial Devices, Home-Brew-Circuits, Or Semicustom LSI Designs Can Do The Job, A Step-By-Step Guide To Programmable Delays; Design Applications, Electronic Design, Jun. 13, 1991, pp. 97-175.
Pipelining, What is Pipelining; pp. 251-267.
Limits and Measurements of Jitter Tolerance in Digital Transmission Systems; Dr. Tom Crawford, Geoff Thow and Peter Scott, Hewlett-Packard Ltd. Error Performance Analysis of Digital Transmission Systems, pp. 153-179.
Specifications for Measuring Equipment, Series 0 Recommendations, vol. IV-Fascicle IV.4, International Telecommunication Union, CCITT The International Telegraph and Telephone Consultative Committee, Nov. 1988, pp. 195-204.

Affiliated with

Also associated with

Rating

Apparatus and method for synthesis of signals with programmable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for synthesis of signals with programmable , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for synthesis of signals with programmable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-850807