Apparatus and method for synchronizing data transfers in a singl

Details Apparatus and method for synchronizing data transfers in a singl Apparatus and method for synchronizing data transfers in a singl

1995-03-14

1997-12-02

Eng, David Y.

Boots, shoes, and leggings

3642602, 364941, G06F 1300

Patent

active

056945884

ABSTRACT:
A synchronous vector processor (SVP) device (102) has a plurality of processing elements (150) which are comprised of an RF1 register (166), an ALU (164) and an RF0 (158). The processing elements are operable to be disposed between the data input register DIR (154) and the data output register (DOR) (168) to process data therebetween. Data is received in DIR (154), transferred to the processing elements (150), processed and then output to the DOR (168). A fast response clock operates the DIR (154) such that the jitter on the input signal is tracked. The Read clock on the DOR (168) is a stable clock. Data transferred between the DIR (154) and the DOR (168) is buffered in an elastic buffer to provide a time based compensation (TBC). To facilitate this, a buffer is implemented in either the RF1 (168) or the RF0 (158). A dual global rotation pointer is provided to generate two pointers that are asynchronous. The first pointer allows data to be transferred to the buffered area from/to the ALU (164) and the second pointer allows data to be transferred to the DOR (168) from the RF0 (158) or from a DIR (154) to the RF1 (166). A hardware interrupt is provided to perform this asynchronous transfer.

REFERENCES:
patent: 3639689 (1972-02-01), Doi
patent: 3676583 (1972-07-01), Morita et al.
patent: 3789365 (1974-01-01), Jen et al.
patent: 3789379 (1974-01-01), Breikss
patent: 3795872 (1974-03-01), Napolitano et al.
patent: 3831189 (1974-08-01), Shenk et al.
patent: 3851335 (1974-11-01), Elliott
patent: 3909843 (1975-09-01), Wray
patent: 3959815 (1976-05-01), Rotter et al.
patent: 3978519 (1976-08-01), Stalley et al.
patent: 3992580 (1976-11-01), Bittel et al.
patent: 4040027 (1977-08-01), van Es et al.
patent: 4054921 (1977-10-01), Tatami
patent: 4085448 (1978-04-01), Kogge
patent: 4181975 (1980-01-01), Jenkins
patent: 4264954 (1981-04-01), Briggs
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4534044 (1985-08-01), Funke et al.
patent: 4539531 (1985-09-01), Thomas et al.
patent: 4716575 (1987-12-01), Douros et al.
patent: 4718074 (1988-01-01), Mannas et al.
patent: 4805197 (1989-02-01), Van Der Jagt et al.
patent: 4839604 (1989-06-01), Tanahashi
patent: 4941156 (1990-07-01), Stern et al.
patent: 5091783 (1992-02-01), Miyaguchi
patent: 5210836 (1993-05-01), Childers et al.
patent: 5241660 (1993-08-01), Michael et al.
"Jitter Attenuation Phase Locked Loop Using Switched Capacitor Controlled Crystal Oscillator" by Cheng-Chung Shih and Sam Yinshang Sun; IEEE 1988 Cusotm Integrated Circuits Conference, pp. 9.5.1-9.5.2.
"A Monolithic Line Interface Ciruit for T1 Terminals" by Kenneth J. Stern, Nav S. Sooch, David J. Knapp and Michael A. Nix; 1987 IEEE International Solid-State Circuits Conference, pp.292, 293, 432.

Affiliated with

Also associated with

Rating

Apparatus and method for synchronizing data transfers in a singl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for synchronizing data transfers in a singl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for synchronizing data transfers in a singl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-809818