Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2000-05-02
2004-05-25
Yao, Kwang Bin (Department: 2667)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S429000
Reexamination Certificate
active
06741589
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to computer network interfacing and switching, and more particularly, to an apparatus and method for connecting multiple multiport network switches to increase the number of ports in a network switching arrangement.
BACKGROUND ART
A multiport network switch in a packet switching network is coupled to stations on the network through its multiple ports. Data sent by one station on the network to one or more other stations on the network are sent through the network switch. The data is provided to the network switch over a shared access medium according to, for example, an Ethernet protocol (IEEE Std. 802.3) The network switch, which receives a data frame at one of its multiple ports, determines a destination network station for the data frame from information contained in the data frame header. Subsequently, the network switch transmits the data from the port or ports connected to the destination network station or stations.
A single Ethernet network switch may have a number of 10/100 Mb/s ports, equaling, for example, 12 ports. The number of end stations connected to the single network switch is limited by the number of ports (i.e., port density) of the network switch. However, users of networking devices demand flexibility and scalability in their networks. To address this need, modular architectures have been developed that enable cascading of identical networking devices or network switch modules. By cascading these devices (or components) in a loop, port density can be readily increased without redesign or development of costly interfaces.
Unfortunately, as the number of cascaded switches increases, so does the system latency (i.e., the aggregate processing delay of the switches). System latency is attributable, in part, to the manner in which the switches store and retrieve the data frames in memory. One traditional memory architecture employs individual, local memories for each cascaded switch, as shown in FIG.
1
. In this example, three multiport switches
12
a
,
12
b
, and
12
c
are cascaded together to permit the exchange of data frames received by any one of the switches and subsequent forwarding of the data frames out of a different multiport switch. Each of these switches
12
a
,
12
b
, and
12
c
has a memory interface,
44
a
,
44
b
, and
44
c
, respectively. These memory interfaces
44
a
,
44
b
, and
44
c
enable switches
12
a
,
12
b
, and
12
c
to access their respective memories
601
a
,
601
b
, and
601
c
to write and read the data frames.
For explanation purposes it is assumed that a data frame is received at a port (i.e., receive port) on switch
12
a
and that the data frame destination is a node attached to a port on a different switch
12
c
. Switch
12
a
first stores the received data frame in memory
601
a
, and then determines whether to forward the received data frame out of its own port or send it to the next switch in sequence. Because the data frame is not destined to any port of switch
12
a
, the data frame is retrieved from memory
601
a
and sent to the next switch
12
b
via the cascade port (i.e., the port to which the neighboring switches are connected) of switch
12
a
. Upon receiving the data frame, switch
12
b
stores the data frame in memory
601
b
. Switch
12
b
then examines the data frame and determines that it should be forwarded to switch
12
c
. Accordingly, switch
12
b
forwards the data frame to switch
12
c
by reading the stored received data frame from memory
601
b
and sending the data frame out its cascade port. When the data frame arrives at switch
12
c
, switch
12
c
writes the data frame into its memory
601
c
, in similar fashion as the other switches
12
a
and
12
b
. At this point, however, switch
12
c
determines that the data frame should be forwarded out one of its ports, which is connected to the destination node. Hence, switch
12
c
reads the stored data frame and forwards it out the appropriate port. As evident by this example, the data frame, as it is transferred from switch to switch is stored and read numerous times into the memories of the respective switches. The series of write and read operations disadvantageously imposes costly delay in the switching system.
To address this latency problem, one conventional approach is to employ a common memory among the various switches.
FIG. 2
illustrates such a system in which switches
12
a
,
12
b
, and
12
c
share memory
701
via memory interfaces
44
a
,
44
b
, and
44
c
, respectively. Under this approach, the interfaces
44
a
,
44
b
, and
44
c
are required to have a wider data bus to maintain the speed of read and write accesses as compared to the individual memory arrangement of FIG.
1
. For example, the bus width of the memory interfaces
44
a
,
44
b
, and
44
c
may need to increase to 128 bits. The main drawback with this common memory implementation is that the increase in memory bandwidth also results in a proportionate increase in the pin count. An increase in the number of pins disadvantageously requires more area on the circuit board, resulting in greater package cost.
SUMMARY OF THE INVENTION
There is need for connecting multiple multiport switches to increase port density, while minimizing system latency. There is also a need to increase memory bandwidth of a multiple switch arrangement without increasing the number of pin counts.
These and other needs are obtained by the present invention, where a plurality of switch modules transfer frame data of a corresponding received frame as data units. Local memory controllers enable the transfer of data units between the multiport switch modules and a shared memory system, increasing the overall bandwidth between the memory system and the multiport switch module by the transfer of multiple data units for a given data packet to different memories.
One aspect of the present invention provides a switching system. The switching system includes a plurality of multiport switch modules, each having a memory interface configured for outputting frame data of a corresponding received data frame as data units onto a corresponding first data bus. The present invention also includes a plurality of local memory controllers, each local memory controller connected to a corresponding multiport switch module via the corresponding data bus and configured for routing data units over one of a second data bus connecting the local memory controller and a corresponding third data bus. A plurality of buffer memories is included, each buffer memory coupled to a corresponding one of the local memory controllers by the corresponding third data bus and configured for storing a data unit of each of the data frames from the multiport switch modules, each of the local memory controllers supplying the data units of the corresponding received data frame to the plurality of buffer memories according to a prescribed access protocol.
Since each of the multiport switch modules supply the data units of the corresponding received data frame to the plurality of buffer memories via interconnected memory controllers, each buffer memory may store frame data for different multiport switch modules. Moreover, the transfer of the data units according to prescribed access protocol enables concurrent access of all the buffer memories, enabling a higher overall effective memory bandwidth between the multiport switch modules and the plurality of buffer memories. One aspect of this invention includes receiving, routing and temporarily storing the data units in different local memory controllers and then storing the data units in the local buffer memories according to the prescribed access protocol. Hence, the memory bandwidth is substantially increased without increasing the pin count of the switch modules.
Another aspect of the present invention provides a method for temporarily storing data frames received from network node, the method comprising receiving the data frame via a first of a plurality of switches, each of the switches having a memory interface configured for trans
Merchant Shashank
Sang Jinqlih (Charlie)
LandOfFree
Apparatus and method for storing data segments in a multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for storing data segments in a multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for storing data segments in a multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3229313