Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...
Reexamination Certificate
2006-02-09
2009-06-30
Nguyen, Matthew V (Department: 2838)
Electricity: power supply or regulation systems
Self-regulating
Using a three or more terminal semiconductive device as the...
C323S901000, C327S543000
Reexamination Certificate
active
07554313
ABSTRACT:
A start-up circuit is provided. In one embodiment, the start-up circuit operates as follows. In this embodiment, the start-up circuit includes a depletion-mode PMOS transistor and an NMOS switch. The NMOS switch is coupled between ground and a common gate node of a PMOS current mirror. At start-up, the depletion-mode transistor provides a DC path to pull up the gate of the NMOS switch. Accordingly, at start-up, the NMOS switch pulls the common gate of the PMOS current mirror to ground. After the PMOS current mirror begins generating current, the NMOS switch is turned off.
REFERENCES:
patent: 4342926 (1982-08-01), Whatley
patent: 5668467 (1997-09-01), Pease
patent: 5844434 (1998-12-01), Eschauzier
patent: 6078094 (2000-06-01), Poplevine et al.
patent: 6404252 (2002-06-01), Wilsch
patent: 6528980 (2003-03-01), Smith
patent: 6600361 (2003-07-01), Nagaya et al.
patent: 6617835 (2003-09-01), Nishimura
patent: 6737908 (2004-05-01), Mottola et al.
patent: 6806764 (2004-10-01), Inagaki et al.
patent: 6906581 (2005-06-01), Kang et al.
patent: 7071767 (2006-07-01), Ou-yang et al.
patent: 7276888 (2007-10-01), Thiele et al.
Cunha, A. et al. (1998) “An MOS Transistor Model for Analog Circuit Design,” IEEE Journal of Solid-State Circuits, 33(10):1510-1519.
Camacho-Galeano, E. et al. (2004) “An Ultra-Low-Power Self-Biased Current Reference,” SBCCI '04, Sep. 7-11, 2004, Pernambuco, Brazil, pp. 147-150.
Camacho-Galeano, E. et al. (2005) “A 2-nW 1.1-V Self-Biased Current Reference in CMOS Technology,” IEEE Transactions on Circuits and Systems—II:Express Briefs, 52(2):61-65.
Leelasantitham, A. et al. (2004) “A High-Frequency Low-Power All-NMOS All-Current-Mirror Sinusoidal Quadrature Oscillator,” TENCON 2004, 2004 IEEE Region 10 Conference, pp. 364-367.
Maghari, N. et al. (2005) “A Dynamic Start-Up Circuit for Low Voltage CMOS Current Mirrors with Power-Down Support,” IEEE International Symposium on Circuits and Systems, vol. 5., pp. 4265-4268.
National Semiconductor Data Sheet (2005) “LM1770 Low Voltage SOT23 Synchronous Buck Controller With No External Compensation,” pp. 1-14.
Darby & Darby P.C.
Gaffney Matthew M.
National Semiconductor Corporation
Nguyen Matthew V
LandOfFree
Apparatus and method for start-up circuit without a start-up... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for start-up circuit without a start-up..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for start-up circuit without a start-up... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4144413