Boots – shoes – and leggings
Patent
1989-01-05
1992-06-16
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 364DIG2, 3642318, 3642434, 364247, 3642624, 364933, 3649462, 3649642, G06F 900, G06F 938, G06F 934
Patent
active
051230976
ABSTRACT:
In a data processing system in which each of the data processing units is implemented using pipeline techniques and has a cache memory unit employing a store through strategy, the time required to prepare a write instruction operand address can be substantially shorter than the time required by the execution unit to prepare the associated write instruction operand. In order to utilize the time difference, apparatus is included in the execution cache unit for storing the write instruction operand address during the preparation of the associated write instruction operand. After storing the write instruction operand address, a next address is entered in an input register of the execution cache unit. When the newly entered address is associated with a read instruction, does not conflict with the write instruction operand address, and produces a "hit" signal when applied to the execution cache unit tag directory, the read instruction is processed by the execution unit. When a second write instruction operand address is entered in the input register, the read instruction operand address conflicts with the stored write instruction operand address or the read instruction operand address results in a "miss" when applied to the execution cache tag directory unit, the address is stored in the input register until the write instruction operand has been determined and the associated write instruction has been procossed by the execution cache unit.
REFERENCES:
patent: 4345309 (1982-08-01), Arulpragasam et al.
patent: 4349871 (1982-09-01), Lary
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4541045 (1985-09-01), Kromer, III
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4761733 (1988-08-01), McCrocklin et al.
patent: 4802085 (1989-01-01), Levy et al.
patent: 4811215 (1989-03-01), Smith
patent: 4891753 (1990-01-01), Budde et al.
patent: 4912626 (1990-03-01), Fiacconi
patent: 4933835 (1990-06-01), Sachs et al.
Joyce Thomas F.
Kelly Richard P.
Miu Ming T.
Bull HN Information Systems Inc.
Driscoll Faith F.
Geckil Mehmet
Holloway William W.
Lee Thomas C.
LandOfFree
Apparatus and method for simultaneous execution of a write instr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for simultaneous execution of a write instr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for simultaneous execution of a write instr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1759969