Apparatus and method for simulating domino logic circuits using

Details Apparatus and method for simulating domino logic circuits using Apparatus and method for simulating domino logic circuits using

1996-09-19

1998-09-29

Teska, Kevin J.

G06F 9455

Patent

active

058156879

ABSTRACT:
A domino logic simulator for a CMOS domino logic circuit seeds all logic circuits under test with an "X" state before initialization of a special simulator machine cycle devoted to validating all pre-charge circuits in each stage of the CMOS domino logic circuit. In the special machine cycle, each stage of the circuit receives a discrete clock signal which is applied to the pre-charge and logic devices in precharge and evaluation phase sequences. The clock phase sequences in each stage propagate the "X" state at each logic circuit through the succeeding stages to provide an "X" output for the machine cycle, except a "0" state is provided as an output at the end of the machine cycle if the precharge circuit in each stage is functioning properly during the precharge sequences of the clock cycle applied to the stage. A clocked delay reset circuit in each stage provides the output of the stage. A static logic device in each stage saves power in transferring the output of a stage to a succeeding stage. A clocked buffer in each stage receives the propagated output from the previous stage for processing in the buffer stage. After pre-charge validation, a sequence of test patterns to the domino logic circuits occurs without testing the pre-charge circuit after each phase of the machine circuit.

REFERENCES:
patent: 4700086 (1987-10-01), Ling et al.
patent: 4727313 (1988-02-01), Barazilai et al.
patent: 4780626 (1988-10-01), Guerin et al.
patent: 5015882 (1991-05-01), Houston et al.
patent: 5121003 (1992-06-01), Williams
patent: 5208490 (1993-05-01), Yetter
patent: 5399921 (1995-03-01), Dobbelacre
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5513132 (1996-04-01), Williams
patent: 5517136 (1996-05-01), Harris et al.
patent: 5646557 (1997-07-01), Runyon et al.
Jha, Testing for Multiple faults in domino-CMOS logic circuits, IEEE, pp. 109-116, Jan. 1988.
Cheema, A new technique for toally self-checking CMOS circuit design for stuck-on and stuck-off faults, IEEE, pp. 155-159, Apr. 7, 1992.
Jha, Testing of multiple-output domino logic (MODL) CMOS circuits, IEEE, pp. 1-4, May 1, 1990.

Affiliated with

Also associated with

Rating

Apparatus and method for simulating domino logic circuits using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for simulating domino logic circuits using , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for simulating domino logic circuits using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-695591