Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2002-05-02
2008-03-11
Do, Chat C. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07343389
ABSTRACT:
An apparatus and method for single instruction multiple data (SIMD) modular multiplication are described. In one embodiment, the method includes selection of modular multiplication method available from an operating environment. Once the multiplication method is selected, a data access pattern for processing of data is selected. Finally, the selected modular multiplication method is executed in order to process data according to the selected data access pattern. In a further embodiment, a SIMD modular multiplication instruction is provided in order to enable simultaneous modular multiplication of multiplicand and multiplier operands, which may be vertically or horizontally accessed from memory, as indicated by a selected data access pattern. Alternatively, modular multiplication is implemented utilizing a SIMD byte shuffle operation, which enables modular multiplication of a constant multiplicand value to varying data multiplier values.
REFERENCES:
patent: 4393457 (1983-07-01), New
patent: 4908874 (1990-03-01), Gabriel
patent: 6073154 (2000-06-01), Dick
patent: 6115812 (2000-09-01), Abdallah et al.
patent: 6141673 (2000-10-01), Thayer et al.
patent: 6202077 (2001-03-01), Smith
patent: 6211892 (2001-04-01), Huff et al.
patent: 6349318 (2002-02-01), Vanstone et al.
patent: 6629115 (2003-09-01), Rossignol
patent: 6745319 (2004-06-01), Balmer et al.
patent: 6766344 (2004-07-01), Dubey et al.
patent: 6859815 (2005-02-01), Krishnamachari et al.
patent: 7085795 (2006-08-01), Debes et al.
patent: 7162607 (2007-01-01), Macy et al.
patent: 2001/0016902 (2001-08-01), Abdallah et al.
Avaro, O., et al., MPEG-f Systems Overview and Architecture, woody.imag.fr/MPEG4/syssite/syspub/docs/tutuorial/, May 5, 1998, pp. 1-71 plus Yahoo site ref.
Bierling, M., “Displacement Estimation by Hierarchical Blockmatching,”SPIE, vol. 1001, Visual Communications and Image Processing, Nov. 1988, pp. 942-951.
Chan, Y.L. and W.C. Shiu, “Adaptive Multiple-Candidate Hierarchical Search fro Block Matching Algorithm,”IEEE Electronics Letters, vol. 31, No. 19, Sep. 14, 1995, pp. 1637-1639.
Chan, Y.L. and W.C. Shiu, “New Adaptive Pixel Decimation for Block Motion Vector Estimation,”IEEE Transactions on Circuits and Systems on Video Technology, vol. 6, No. 1, Feb. 1996, pp. 113-118.
Chen, L.G., et al., “An Efficient Parallel Motion Estimation Algorithm for Digital Image Processing,”IEEE Transactions on Circuits and Systems on Video Technology, vol. 1, No. 4, Dec. 1991, pp. 378-384.
Cheng, K.W. and S.C. Chan, “Fast Block Matching Algorithms for Motion Estimation,”ICASSP96,1996, pp. 2311-2314.
Corbal, J., et al., “DLP + TLP Processors for the Next Generation of Media Workloads, ”IEEE0-7695-1019-1/01, 2001, pp. 219-228.
Day, N., Ed., “Introduction to MPEG-7 (v.3.0)”,International Oragnization for Standardization, ISO/IEC JTC1/SC29/WG11,Coding of Moving Pictures and Audio, #N4032, Mar. 2001, pp. 1-10.
Diefendorff, K., et al., “AltiVec Extension to PowerPC Accelerates Media Processing,”IEEE, #0272-1732/00, 2000, pp. 85-92.
Dufaux, F., et al., Efficient, Robust, and Fast Global Motion Estimation for Video Coding,IEEE Transactions on Image Processing, vol. 9, No. 3 1057-7149/00, Mar. 2000, pp. 497-501.
Eckart, S. and C. Fogg, “ISO/IEC MPEG-2 Software Video Codec, ”SPIE vol.2419,Digital Video Compression: Algorithms and Technologies, 1995, San Jose, CA, pp. 100-109.
Edirisinghe, E.A., et al., “Shape Adaptive Padding for MPEG-4,”IEEE Transactions on Consumer Electronics, vol. 46, No. 3, 0098 3063/00, aug. 2000, pp. 514-520.
Feng, J., et al., “Adaptive Block Matching Motion Estimation Algorithm for Video Coding, ”IEE Electronics Letters, vol. 31, No. 18, 1995, pp. 1542-1543.
Furht, B., et al.,Motion Estimation Algorithm for Video Compression, Kluwer Academics Publishers, Boston, 1997, pp. cover-vi, 11, 49-95.
Ghanbari, M., The Cross-Search Algorithm for Motion Estimation,IEEE Transactions on Communications, vol. 38, No. 7, Jul. 1990, pp. 950-953.
He, Z. and M.L. Liou, “A High Performance Fast Search Algorithm for Block Matching Motion Estimation,”IEEE Transactions on Circuits and Systems on Video Technology, vol. 7, No. 5, OCt. 1997, pp. 826-828.
He, Z. and M.L. Liou, “Design of Fast Motion Estimation Algorithm Based on Hardware Consideration,”IEEE Transactions on Circuits and Systems on Video Technology, vol. 7, No. 5, Oct. 1997, pp. 819-823.
Heising, G., et al., “MoMuSys; MPEG-4 Version 2 Video Reference Software Package,”AC098/HHI/WP5.1/DS/P/049/BI, 1998, Abstract and pp. 1-8.
Intel Corporation,Block-Matching in Motion Estimation Algorithms Using Streaming SIMD Extension2 (SSE2), Vers. 2.0, Sep. 22, 2000, Order No. 248605-001, pp. 1-13, A-1, A-2.
International Organisation for Standardisation,Optimization Model, Version2.0, ISO/IEC JTC1/Sc29/WG11, Coding of Moving Pictures and Audio, #N3675, Oct. 2000, 12 pages.
International Organisation for Standardisation,New MPEG-4 Profiles Under Considersation, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N3932, Jan. 2001, pp. 1-35.
Jain, J. and A. Jain, “Displacement Measurement and its Application in Iterframe Image Coding,”IEEE Transactions on Communications, vol. 29, No. 12, Dec. 1981, pp. 1799-1808.
Ju, J.C.-H., et al., “A Fast Rate-Optimized Motion Estimation Algorithm for Low-Bit-Rate Video Coding,”IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, No. 7, Oct. 1999, pp. 994-1002.
Jung, H.M., et al., “An Annular Search Algorithm for Efficient Motion Estimation,”International Picture Coding Symposium, PCS96, 1996, pp. 171-174.
Kappagantula, S. and K.R. Rao, Motion Compensated Interframe Image Prediction,IEEE Transactions on Communications, vol. 33, No. 9, Sep. 1985, pp. 1011-1015.
Kim, J.S. and R.H Park, A Fast Feature-Based Block Matching Algorithm Using Integral Projections,IEEE Journal on Selected Areas in Communications, vol. 10, No. 5, Jun. 1992, pp. 968-971.
Kim, M., Ed., MPEG-4 Systems,International Oragnization for Standardization, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N3383, Jun. 2000, pp. 1-19.
Kneip, J., et al., Applying and Implementing the MPEG-4 Multimedia Standard,IEEE Micro, 0272-1732/99, 1999. pp. 64-74.
Kneip, J., et al., “The MPEG-4 Video Coding Standard-VLSI Point of View,”IEEE Workshop on Signal Processing Systems (SIPS98), Oct. 8-10, 1998, pp. 43-52, A-1, A-2.
Koenen, R., Ed., “Overview of the MPEG-4 Standard,”International Oragnization for Standardization, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N4030. Mar. 2001, pp. 1-69.
Koga, T., et al., Motion Compensated Interframe Coding for Video Conferencing,Proceedings of the National Telecommunications Conference, 1981, pp. G5.3.1-5.3.3.
Kuhn, P.,Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, Kluwer Academic Publishers, Boston, 1999, pp. cover-vi, 15, 17-59, 107-109, 119-121, 147-167 and 189-204.
Kuhn, P. and W. Stechele, “Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation,”SPIE vol. 3309, Visual Communications and Image Processing, San Jose, Jan. 1998, pp. 498-509.
Lee, L.W., et al., “Dynamic Search-Window Adjust and Interlaced Search Block-Matching Algorithm,”IEEE Transactions ob Circuits and Systems for Video Technology, vol. 3, No. 1, Feb. 1993, pp. 85-87.
Lee, W., et al., “Media Station 5000: Integrating Video and Audio,”IEEE Multimedia, vol. 1, No. 4, 1994, pp. 50-61.
Lee, X. and Y.Q. Zhang, “A Fast Hierarchical Motion-Compensation Scheme for Video Coding Using Block Feature Matching,”IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, Dec. 1996, pp. 627-635.
Lengwehassatit, K., et al., “A Novel Computationally Scalable Algorithm for Motion Estimation,”SPIE vol.3309Visual Communications and Image Process
Debes Eric
Jiang Hong
Kozintsev Igor V.
Macy William W.
LandOfFree
Apparatus and method for SIMD modular multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for SIMD modular multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for SIMD modular multiplication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3977693