Patent
1996-01-24
1998-12-29
Butler, Dennis M.
G06F 104
Patent
active
058549188
ABSTRACT:
An apparatus for self-timed algorithmic execution comprises a functional logic set, a reference clock input and a pulse sequencer. The functional logic set receives input data in synchrony with a reference pulse set received at the reference clock input; performs algorithmic computations on the input data at a maximal-rate set by the pulse sequencer in accordance with the physical characteristics of the functional logic; generates output data; and transmits the output data in synchrony with the reference pulse set. The maximal-rate set by the pulse sequencer is independent of the reference pulse set. A method for self-timed algorithmic execution comprises the steps of: transferring input data to a functional logic set in synchrony with a reference clock; generating a maximal-rate pulse sequence, for driving the functional logic set at a rate dependent upon an algorithm execution time for the functional logic set but independent of the reference clock; generating output data from the functional logic set in response to the maximal-rate pulse sequence; and transferring the output data from the functional logic in synchrony with the reference clock.
REFERENCES:
patent: 3222536 (1965-12-01), Witherspoon
patent: 3358128 (1967-12-01), Oliver
patent: 3553446 (1971-01-01), Kruy
patent: 4322643 (1982-03-01), Preslar
patent: 4682303 (1987-07-01), Uya
patent: 4707800 (1987-11-01), Montotone et al.
patent: 4737926 (1988-04-01), Vo et al.
patent: 4841468 (1989-06-01), Miller
patent: 4876660 (1989-10-01), Owen
patent: 4972362 (1990-11-01), Elkind
patent: 4982352 (1991-01-01), Taylor
patent: 5018093 (1991-05-01), Shih
patent: 5038117 (1991-08-01), Miller
patent: 5047975 (1991-09-01), Patti et al.
patent: 5109394 (1992-04-01), Hjerpe et al.
patent: 5117386 (1992-05-01), Persoon et al.
patent: 5153848 (1992-10-01), Elkind
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5175453 (1992-12-01), Chang et al.
patent: 5450607 (1995-09-01), Kowalcyzk
patent: 5483478 (1996-01-01), Chiang
patent: 5502403 (1996-03-01), Liu et al.
patent: 5509040 (1996-04-01), Shimada
patent: 5511173 (1996-04-01), Yamamura et al.
patent: 5511181 (1996-04-01), Baxter
patent: 5553276 (1996-09-01), Dean
patent: 5566079 (1996-10-01), Jun et al.
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5576982 (1996-11-01), Wu et al.
patent: 5710910 (1998-01-01), Kehl et al.
Novak, Joe H. and Brunvand, Erik, "Using FPGAs to Prototype a Self-Timed Floating Point Co-Processor," 1994 IEEE Custom Integrated Circuits Conference, pp. 85-88.
Linder, Daniel, H., "Phase Logic: Supporting the Synchronous Design Paradigm with Delay-Insensitive Circuitry".
Abstracts on Automatic layout synthesis of leaf cells, High-performance disk I/O in a bus-based system, Access graph: a model for investigating memory consistency, Probe acquisition for the MSPARC hybrid monitor, An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes & A performance monitor for the MSPARC multicomputer.
Listing of miscellaneous reference text.
Efendovich, Avner et al., "Multi-Frequency Zero-Jitter Delay-Locked Loop", IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 27.1.1-27.1.4.
Horowitz, Mark et al., "TP 10.5 PLL Design for a 500 MB/s Interface", 1993 IEEE International Solid-State Circuite Conference/Digest of Technical Papers, 1993, pp. 160 & 161.
Johnson, Mark, G. and Hudson, Edwin L., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization", IEEE Journal Of Solid-State Circuits, vol. 23, No. 5 Oct. 1988, pp. 1218-1223.
Lee, Thomas, H. et al., "a 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM", IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Waizman, Alex, "FA18.5: A Delay Line Loop for Frequency Synthesis of De-Skewed Clock", 1994 IEEE International Solid-State Circuite Conference/Digest of Technical Papers, 1994, pp. 298 & 299.
Pechoucek,Miroslav "Anamalous Response Times of Input Synchronizers" IEEE Transactions on Computers, vol. C-25, No. 2, Feb. 1976 pp. 133-139.
Wilkinson, Barry "Comments on Design and Analysis of Arbitration Protocols" IEEE Transactions on Computers vol. 41, No. 3, Mar. 1992 pp. 348-351.
Calvo,J. Acha J.I. and Valencia M, "Asynchronous Modular Arbiter" IEEE Transactions on Computers, vol. C-35, No. 1, Jan. 1986 pp. 67-70.
Guibaly, Fayez El "Design and Analysis of Arbitration Protocols" IEEE Trasactions on Computers, vol. 38, No. 2, Feb. 1989 pp. 161-171.
Chapiro, Daniel M, "Reliable High-Speed Arbitration and Synchronization" IEEE Transactions of Computers, vol. C-36, No. 10, Oct. 1987 pp. 1251-1255.
Rosenberger, Fred, "Q-Modules: Internally Clocked Delay-Insensitive Modules" IEEE Transactions on Computers, vol. 37, No. 9, Sep. 1988 pp. 1005-1017.
McConnel, Stephen R. And Sieworek, Daniel P., "Synchronizationand Voting" IEEE Transactions on Computers, vol. C-30, No. 2, Feb. 1981 pp. 161-164.
Meng, Teresa H., Synchronization Design for Digital Systems pp. 92-118.
Mahewsaran, Kapilan, "Implementing Self-Timed Circuits in Field Programmable Gate Arrays" Thesis for Master of Science in Electrical and Computer Engineering, Office of Graduate Studies, University of California, Davis. 1995 pp. 1-80.
Payne, Rob, Dept. Of Computer Science, University of Edinburgh, "Self-Timed FPGA Systems" pp. 1-12.
Brown, Chappell, "Fourier transform ported to PFGAs" Electronic Engineering Times, Nov. 13, 1995 pp. 53-54.
Xilinx, application Note by Greg Goslin & Bruce Newgard."16 Tap, 8-Bit FIR Filter Applications Guide" Nov. 21, 1994.
IEEE Computer Society Technical Committee on Computer Architecture Newsletter, Oct. 1995. Special issue on Asynchronous Computer Architecture pp. 1-44.
E-Mail Correspondence, M. Baxter@eworld.com Wed Oct 18 22:13:15 1995.
Internet Search on Term: "Asynchronous Systems Research Group" Feb. 1, 1996, pp. 1-3.
Professor Vankatesh Akella, "Asynchronous Systems Research Group", Department of Electrical and Computer Engineering, University of California, Davis, akella@ece.ucdavis.edu.
Unger, Stephen H., "Asynchronous Sequential Switching Circuits", Krieger Publishing Co. Inc. 1983, pp. 118-253.
Xilinx, "Field Programmable Gate Array Family" XC4000E, Jul. 27, 1995 (Version 0.9).
Butler Dennis M.
Ricoh & Company, Ltd.
LandOfFree
Apparatus and method for self-timed algorithmic execution does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for self-timed algorithmic execution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for self-timed algorithmic execution will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1429974