Static information storage and retrieval – Floating gate – Multiple values
Patent
1997-12-12
2000-04-18
Nelms, David
Static information storage and retrieval
Floating gate
Multiple values
36518902, 36523002, G11C 1134
Patent
active
060523034
ABSTRACT:
An apparatus and method which sequentially selects subsets of data bits read in parallel from an array of memory cells (each cell being operated as a multistate memory device) and sequentially asserts the selected subsets to a data bus. Preferably, the cells are flash memory cells. Preferably, the apparatus includes a sense amplifier circuit, a multiplexer, and circuitry operable to read a number (N) of the cells in parallel, whether the cells are operated as binary or multistate devices. The sense amplifier has N input lines and MN output lines, where M is the number of binary bits in a binary representation of the data read from each cell operated as a multistate device. The multiplexer has MN inputs (each connected to one of the output lines of the sense amplifier circuit), N outputs connected to a data bus having N-bit width, and is controllable to output selected N-bit subsets of the MN bits received at its MN inputs. Another aspect of the invention is a memory system including such a multiplexer and read/write circuitry operable in a mode in which it writes data to selected cells of the array (leaving each cell in an erased or programmed state) or reads a binary data bit from each of N selected cells, where the read/write circuitry is also operable in another mode in which it writes data to selected cells of the array (leaving each cell in an erased state or a selected one of two or more possible programmed states) or reads data (indicative of an ordered set of at least two binary data bits) from each of N selected cells.
REFERENCES:
patent: 5233610 (1993-08-01), Nakayama et al.
patent: 5515321 (1996-05-01), Hazama
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5523972 (1996-06-01), Rashid et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5550772 (1996-08-01), Gill
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5835406 (1998-11-01), Chevallier et al.
Jung, T.S., et al., "A 3.3V, 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications", 1996 IEEE Solid-State Circuits Conf., Digest of Technical Papers, 512, (1996).
Ohkawa, M., et al., "A 98 mm 3.3V 64Mb Flash Memory with FN-NOR type 4-Level Cell", IEEE International Solid-State Circuits Conference, 36-37, (1996).
Chevallier Christophe J.
Lakhani Vinod C.
Micro)n Technology, Inc.
Nelms David
Nguyen Hien
LandOfFree
Apparatus and method for selecting data bits read from a multist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for selecting data bits read from a multist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for selecting data bits read from a multist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2341566