Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2009-08-26
2011-11-22
Nguyen, Hau (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S505000, C345S522000, C345S559000
Reexamination Certificate
active
08063907
ABSTRACT:
A method and apparatus employing selectable hardware accelerators in a data driven architecture are described. In one embodiment, the apparatus includes a plurality of processing elements (PEs). A plurality of hardware accelerators are coupled to a selection unit. A register is coupled to the selection unit and the plurality of processing elements. In one embodiment, the register includes a plurality of general purpose registers (GPR), which are accessible by the plurality of processing elements, as well as the plurality of hardware accelerators. In one embodiment, at least one of the GPRs includes a bit to enable a processing element to enable access a selected hardware accelerator via the selection unit.
REFERENCES:
patent: 4949280 (1990-08-01), Littlefield
patent: 5940086 (1999-08-01), Rentschler et al.
patent: 6275891 (2001-08-01), Dao et al.
patent: 6292200 (2001-09-01), Bowen et al.
patent: 6301603 (2001-10-01), Maher et al.
patent: 6311204 (2001-10-01), Mills
patent: 6477177 (2002-11-01), Potts
patent: 6624816 (2003-09-01), Jones, Jr.
patent: 6891893 (2005-05-01), Sullivan et al.
patent: 6930689 (2005-08-01), Giacalone et al.
patent: 7286609 (2007-10-01), Maltsev et al.
patent: 7714870 (2010-05-01), Lippincott et al.
patent: 2003/0028751 (2003-02-01), McDonald et al.
patent: 2386442 (2003-09-01), None
patent: 05-158889 (1993-06-01), None
patent: 6-231101 (1994-08-01), None
patent: 2001-167058 (2001-06-01), None
patent: WO 02/088936 (2002-11-01), None
patent: WO 03/003232 (2003-01-01), None
patent: 2005/001685 (2005-01-01), None
Intel Corporation, Substantive Examination Adverse Report and Search Report issued on Feb. 6, 2008, Malaysian Patent Application PI 20043240, 4 pages.
ISR and Written Opinion in PCT application No. PCT/US2004/016511 mailed Oct. 19, 2004.
Intel Corporation, Notice of Rejection mailed on Jan. 15, 2008, Japanese Patent Application No. 2006-515357, 3 pages.
Intel Corporation, Communication mailed on May 28, 2008, EP Patent Application No. 04753354.2-2211, 6 pages.
International Preliminary Report on Patentability for PCT Patent Application No. PCT/US2004/016511, mailed on Jan. 12, 2006, 7 pages.
Substantive Examination Adverse Report and Search Report, issued on Jan. 30, 2008, Malaysian Patent Application No. PI 20042173, 4 pages.
Office Action received for Korean Patent Application No. 10-2005-7024574, mailed on Dec. 14, 2006, 2 pages of English Translation and 2 pages of Office Action.
Office Action received for Korean Patent Application No. 10-2005-7024574, mailed on Apr. 28, 2008, 2 pages of English Translation and 2 pages of Office Action.
Office Action received for European Patent Application No. 04753354.2, mailed on May 11, 2009, 4 pages of Office Action.
Office Action received for Japanese Patent Application No. 2006-515357, mailed on Jan. 25, 2011, 3 pages of English Translation and 3 pages of Office Action.
Johnson Patrick F.
Lippincott Louis A.
Choi Glen B
Intel Corporation
Nguyen Hau
LandOfFree
Apparatus and method for selectable hardware accelerators in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for selectable hardware accelerators in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for selectable hardware accelerators in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4257542