Apparatus and method for retiring instructions in excess of the

Details Apparatus and method for retiring instructions in excess of the Apparatus and method for retiring instructions in excess of the

1996-07-24

1999-05-11

Lall, Parshotam S.

395380, 395391, 395392, 39580023, 39580026, G06F9/00;9/40

Patent

active

059037407

ABSTRACT:
A superscalar microprocessor includes a reorder buffer to correctly handle dependency checking and multiple updates to the same destination. The reorder buffer stores instructions in program order, and retires instructions that have executed and the results obtained. When a instruction is retired, the results of the instruction are stored and the memory space in the reorder buffer is deallocated. The results of the retired instructions are stored to a register file via a retire bus. If the results of two or more retired instructions output to the same register in the register file, then only the newest instruction, the later instruction in the original program sequence, is stored to the program register. The register file has a plurality of write ports for the transfer of data via the retire bus. If two retired instructions output to the same register, then a write port is not utilized. The retire window is the number of instructions monitored for retirement. The present invention advantageously increases the size of the retire window. Accordingly, if two or more retired instructions output to the same register, an additional instruction from the retire window can be retired. The additional instruction utilizes the write port not used by the older of the instructions that output to the same register. Thereby, the reorder buffer is emptied at a faster rate and causes less instruction dispatch stalls.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5553256 (1996-09-01), Fetterman et al.
patent: 5574935 (1996-11-01), Vidwans et al.
patent: 5590352 (1996-12-01), Zuraski, Jr. et al.
patent: 5615385 (1997-03-01), Fetterman et al.
patent: 5627985 (1997-05-01), Fetterman et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5651125 (1997-07-01), Witt et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Apparatus and method for retiring instructions in excess of the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for retiring instructions in excess of the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for retiring instructions in excess of the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-253561