Static information storage and retrieval – Addressing – Sync/clocking
Patent
1989-12-28
1991-06-04
Fears, Terrell W.
Static information storage and retrieval
Addressing
Sync/clocking
36518901, G11C 1140
Patent
active
050220110
ABSTRACT:
The invention provides an apparatus and method for reducing the access time of a memory cell after a write operation. A one-shot generation circuit generates a one-shot pulse in response to a falling edge on an external write line or a change in the state of the data signal during an inactive state of the write signal. This one-shot pulse then controls writing data into a static memory cell. Since it is not necessary to wait for the write external line to go high before triggering the end of the internal write pulse, the access time of the static memory device is reduced.
REFERENCES:
patent: 4703436 (1987-10-01), Varshney
patent: 4916670 (1990-04-01), Suzuki et al.
Fears Terrell W.
Inova Microelectronics Corporation
LandOfFree
Apparatus and method for reducing the access time after a write does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for reducing the access time after a write , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reducing the access time after a write will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1032202