Boots – shoes – and leggings
Patent
1989-12-22
1992-08-04
Bowler, Alyssa H.
Boots, shoes, and leggings
395425, 364DIG1, 364DIG2, G06F 934, G06F 1208
Patent
active
051367009
ABSTRACT:
In a multiprocessor computer system, a number of processors are coupled to main memory by a shared memory bus, and one or more of the processors have a two level direct mapped cache memory. When any one processor updates data in a shared portion of the address space, a cache check request signal is transmitted on the shared data bus, which enables all the cache memories to update their contents if necessary. Since both caches are direct mapped, each line of data stored in the first cache is also stored in one of the blocks in the second cache. Each cache has control logic for determining when a specified address location is stored in one of its lines or blocks. To avoid spurious accesses to the first level cache when a cache check is performed, the second cache has a special table which stores a pointer for each line in said first cache array. This pointer denotes the block in the second cache which stores the same data as is stored in the corresponding line of the first cache. When the control logic of the second cache indicates that the specified address for a cache check is located in the second cache, a lookup circuit compares the pointer in the special table which corresponds to the specified address with a subset of the bits of the specified address. If the two match, then the specified address is located in the first cache, and the first cache is updated.
REFERENCES:
patent: 4173781 (1979-11-01), Cencier
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4797814 (1989-01-01), Brenza
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4823259 (1989-04-01), Aichelmann, Jr. et al.
patent: 4831622 (1989-05-01), Porter et al.
patent: 5023776 (1991-06-01), Gregor
IBM Technical Disclosure Bulletin, vol. 27, No. 1A, Jun. 1984, pp. 298-300, Pomerene et al.
Thacker et al., "Firefly: A Multiprocessor Workstation" IEEE Transactions on Computers, vol. 37, No. 8, Aug. 1988, pp. 909-920.
Thacker, "Cache Strategies for Shared-Memory Multiprocessors," New Frontiers in Computer Architecture Conf. Proc., Citicorp/TTI, Mar. 1986.
Bowler Alyssa H.
Digital Equipment Corporation
Whitfield Michael A.
LandOfFree
Apparatus and method for reducing interference in two-level cach does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for reducing interference in two-level cach, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reducing interference in two-level cach will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-786097