Patent
1995-03-31
1997-09-02
Harvey, Jack B.
395736, 395737, G06F 1324, G06F 1318
Patent
active
056642008
ABSTRACT:
A multiprocessor computer system includes a number of processors, each processor having an interrupt mechanism and connecting in common to a system bus over which interrupt requests are communicated. When a processor accepts an interrupt request from another processor, it generates an acknowledge response on the system bus. If such processor contains a previous and pending interrupt request of an equal or higher priority level, it generates a not acknowledge response on the system bus and refuses the interrupt request. At the completion of servicing an interrupt request, each processor places on the system bus, an interrupt completed command including an address identifying such processor, a code designating a priority level to which it has switched and a code indicating that the processor has completing servicing an interrupt request. Each interrupt mechanism further includes interrupt retry means containing a refused interrupt register means for storing the channel address of the processor generating the not acknowledge in response and the priority level code contained in the interrupt request, and a level monitor logic unit connected to the system bus. The level monitor logic unit detects interrupt completed commands and compares the channel address and priority level code in the interrupt completed command to channel address and level code stored in the refused interrupt register means. When the processor channel addresses match and the level code is less than the level stored in the refused interrupt register means, the monitor logic unit generates a retry interrupt output. The processor retries the corresponding previously refused interrupt request upon receipt of the retry interrupt output.
REFERENCES:
patent: 4231086 (1980-10-01), Tarbox et al.
patent: 4769768 (1988-09-01), Bomba et al.
patent: 4831518 (1989-05-01), Yu et al.
patent: 4953072 (1990-08-01), Williams
patent: 5027271 (1991-06-01), Curley et al.
patent: 5109513 (1992-04-01), Otsuka
patent: 5125096 (1992-06-01), Brantley, Jr. et al.
patent: 5133056 (1992-07-01), Miyamori
patent: 5146597 (1992-09-01), Williams
patent: 5155858 (1992-10-01), DeBruler et al.
patent: 5185864 (1993-02-01), Bonevento et al.
patent: 5404535 (1995-04-01), Barlow et al.
Barlow George J.
Keeley James W.
Bull HN Information Systems Inc.
Driscoll Faith F.
Harvey Jack B.
Pancholi Jigar
Solakian John S.
LandOfFree
Apparatus and method for providing more effective reiterations o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for providing more effective reiterations o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for providing more effective reiterations o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-317072