Boots – shoes – and leggings
Patent
1989-12-21
1990-09-04
Chan, Eddie P.
Boots, shoes, and leggings
3642431, 364254, 3642543, G06F 1300
Patent
active
049549464
ABSTRACT:
For use in a data processing system, a main memory subsystem includes a plurality of memory boards for storing groups of logic signals. Each memory board includes an plurality of array units. Each array unit is adapted to store a group of logic signals that is equivalent in size to the field of data logic signals transferred on the system bus and has an address structure so that each addressable data signal group can be stored in a single array. The address field of each array unit is further adapted so that the probability of interfering activity in each array is low. The arrays are adapted process data signal groups independently, thus, activity involving several arrays can take place simultaneously. The memory subsystem is structured to provide a pipeline types of overlapping activity so that activity involving several array units can be in progress simultaneously. Because the manipulation of the storage cells requires the most amounts of time in the memory unit, and because the arrays are performing this activity independently for each signal group, then the memory unit can be adapted to process the signal groups applied sequentially to the system without delay in nonexceptional circumstances, the most general exceptional circumstance being the masked write operation.
REFERENCES:
patent: 3343140 (1967-09-01), Richmond et al.
patent: 4028675 (1977-06-01), Frankenberg
patent: 4048623 (1977-09-01), Gruner
patent: 4095265 (1978-06-01), Vrba et al.
patent: 4096571 (1978-06-01), Vander Mey
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4229790 (1980-10-01), Gilliland
patent: 4236207 (1980-11-01), Rado et al.
patent: 4245303 (1981-01-01), Durvasuler et al.
patent: 4250547 (1981-02-01), Matsumoto
patent: 4313162 (1982-01-01), Baun et al.
patent: 4319324 (1982-03-01), Johnson et al.
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4376974 (1983-03-01), Stewart et al.
patent: 4432055 (1984-02-01), Salas et al.
patent: 4468731 (1984-08-01), Johnson et al.
patent: 4476528 (1984-09-01), Matsumoto et al.
Thurber, "A Systematic Approach to the Design of Digital Bussing Structures", Fall Joint Computer Conference 1972, pp. 719-740.
Levy, "Buses, the Skeleton of Computer Structures", Chapter 11 of the PDP-11 Family, pp. 269-299 (1978).
Gustavson, "Computer Buses--A Tutorial", IEEE Micro (Aug. 1984).
Henry, Jr. deceased John F.
Natusch Paul J.
Senerchia David C.
Yu Eugene L.
Chan Eddie P.
Digital Equipment Corporation
LandOfFree
Apparatus and method for providing distribution control in a mai does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for providing distribution control in a mai, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for providing distribution control in a mai will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-446012