Apparatus and method for providing byte and word compatible info

Details Apparatus and method for providing byte and word compatible info Apparatus and method for providing byte and word compatible info

1981-08-10

1984-05-08

Thomas, James D.

Boots, shoes, and leggings

370 67, G06F 1300, G06F 700

Patent

active

044478780

ABSTRACT:
A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower buffer circuit respectively. A swap byte buffer is provided for selectively coupling digital information on the upper half of the local bus to the lower half of the system bus. The lower, upper, and swap byte buffers are selectively enabled in response to a discrete command signal and in the case of memory transfers, to the least significant bit of the memory address.

REFERENCES:
patent: 3228005 (1966-01-01), Delmege et al.
patent: 3581287 (1971-05-01), Greenspan et al.
patent: 3588831 (1971-06-01), Figueroa
patent: 3962682 (1976-06-01), Bennett
patent: 3978456 (1976-08-01), Moran
patent: 4074077 (1978-02-01), Charransol
patent: 4075691 (1978-02-01), Davis
patent: 4079451 (1978-03-01), Woods et al.
patent: 4079452 (1978-03-01), Larson
patent: 4109310 (1978-08-01), England et al.

Affiliated with

Also associated with

Rating

Apparatus and method for providing byte and word compatible info does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for providing byte and word compatible info, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for providing byte and word compatible info will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1606596