Boots – shoes – and leggings
Patent
1990-04-09
1991-07-02
Eng, David Y.
Boots, shoes, and leggings
3642426, 3642427, G06F 13364
Patent
active
050290762
ABSTRACT:
In a data processing system in which a plurality of data processing units or subsystems exchange logic signal groups by means of a system bus, apparatus is provided to allow sufficient time to permit transients on the system bus to decay, thereby increasing the integrity of the data. When the logic signal groups are applied to the system bus via conducting and nonconducting transistors, the presence of a logic signal on the system bus immediately prior to the application of a set of logic signals from a different data processing unit can delay the on-set of conduction of the most recently activated transistors, thereby resulting in transients of long duration. To accommodate these long transient conditions, the application of the new set of logic signals can be delayed until the transients on the system bus have been attenuated. Apparatus is disclosed for prohibiting access to the system bus by any subsystem during the system clock cycle following a subsystem access or by preventing access to the system bus by subsystems determined by the subsystem having access during the prior system clock cycle.
REFERENCES:
patent: 3735365 (1973-05-01), Nakamura et al.
patent: 3810114 (1974-05-01), Yamada
patent: 3983540 (1976-09-01), Keller et al.
patent: 3995258 (1976-11-01), Barlow
patent: 4067059 (1978-01-01), Derchak
patent: 4085444 (1978-04-01), Schneider
patent: 4186379 (1980-01-01), Knoblock
patent: 4229791 (1980-10-01), Levy et al.
patent: 4249093 (1981-02-01), Henig
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4493036 (1985-01-01), Boudreau et al.
patent: 4536839 (1985-08-01), Shah et al.
patent: 4627018 (1986-12-01), Trost et al.
Patent Abstracts of Japan, vol. 8, No. 129 (P-280) (1566), Jun. 15, 1984, and JP, A, 5933524 (DOI) Feb. 23, 1984.
IBM Technical Disclosure Bulletin, vol. 24, No. 10, Mar. 1982 (New York, US) Blum: "Full Use of Transfer Cycles in Computers", pp. 5188-5190, see page 5188, Figure; p. 5189, Lines 20-24.
Keller James B.
Stewart Robert E.
Digital Equipment Corporation
Eng David Y.
LandOfFree
Apparatus and method for providing a settling time cycle for a s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for providing a settling time cycle for a s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for providing a settling time cycle for a s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252247