Patent
1995-11-06
1998-04-28
Barry, Lance Leonard
H04L 1200
Patent
active
057456844
ABSTRACT:
A generic Input/Output interface between an IO block and a System and ATM Layer Core on a network interface circuit is provided. The GIO interface includes parallel DMA read and write control handshake signal lines; parallel DMA read and write data handshake signal lines which operate independently from the read and write control handshake signal lines; parallel DMA read and write data signal lines; and a single clock signal line. GIO interface facilitates maximum utilization of the IO bandwidth, and allows several requests to be queued across the GIO interface at the same time, in each read and write direction. In addition, the GIO interface utilizes a fixed clock for driving the transmit and receive data path. By thus referencing all transactions to a clock driving the Core, the Core remains unchanged for different embodiments of the network interface circuit which interface to different host computer systems and busses.
REFERENCES:
patent: 5193149 (1993-03-01), Awiszio et al.
patent: 5309567 (1994-05-01), Mizukami
patent: 5566304 (1996-10-01), Regal
Mano M. Morris, Computer System Architecture, N.J., Pentice-Hall, 1982, pp. 445-446, QA 76.9A73 M3, 1982.
"Asynchronous Transfer Mode Receiver," IEE Proceedings-E, vol. 139, No. 5, Sep. 1992.
Oskouy Rasoul M.
Yeung Louise
Barry Lance Leonard
Sun Microsystems Inc.
LandOfFree
Apparatus and method for providing a generic interface between a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for providing a generic interface between a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for providing a generic interface between a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1541841