Electricity: measuring and testing – Impedance – admittance or other quantities representative of... – Lumped type parameters
Reexamination Certificate
2002-06-18
2003-05-06
Oda, Christine (Department: 2858)
Electricity: measuring and testing
Impedance, admittance or other quantities representative of...
Lumped type parameters
C324S1540PB
Reexamination Certificate
active
06559673
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to device testing, and in particular, relates to power continuity testing of devices performed in parallel.
2. Background Information
Power continuity testing is normally performed early in the test flow of integrated circuit devices to ensure that there are no undesirable short circuits in the devices' power paths (e.g., a path from a Vcc or from a Vdd power supply to a component of the integrated circuit). Such power continuity testing is typically performed before proceeding with other tests, so that short circuits can be detected at the onset, thereby avoiding possible over-current damage to test hardware during the subsequent tests.
In a single-socket test system, power continuity testing can be a relatively simple task because a power supply can be programmed to perform the test easily on an individual device (sometimes referred to as a “device under test” or a “DUT”). For parallel testing, or in a parallel test system, power continuity testing often cannot simply test the current for all DUTs at once. This is because, if there is one DUT with a short circuit, all testing is stopped and all DUTs are removed from the parallel test system in order to examine or identify the faulty DUT. The testing may also need to be stopped because the DUT with the short circuit defect is drawing all of the current from the power supply and thus depriving the other DUTs of test current. These problems create a large penalty for each short-circuited DUT, especially when parallel testing is scaled to 20 or more DUTs.
To avoid this inefficiency, some parallel test systems provide a separate programmable power supply for each DUT, or provide a relay network that switches each DUT into connection with the power supply one at a time. These methods, in effect, turn the power continuity testing for the DUTs into a serial test(s) rather than a parallel test. Providing a separate power supply for each DUT is expensive, especially as the number of test sockets or DUTs requiring power continuity testing increases. Furthermore, such methods disadvantageously result in an increase in testing time and use lower-reliability circuits.
REFERENCES:
patent: 3772595 (1973-11-01), De Wolf et al.
patent: 3922537 (1975-11-01), Jackson
patent: 5483173 (1996-01-01), Pellegrini
patent: 5741606 (1998-04-01), Mayer et al.
patent: 6275058 (2001-08-01), Lunde et al.
Tyco Electronics Corporation, “nanoSMD series Polyswitch Resettable Fuses,” nanoSMD Series Data Sheet, Jun. 2000.
LittelFuse, “Resettable PTCs: Surface Mount PTC,” 1812L Series Data Sheet, pp. 20-21, Jan. 1999.
Blakely , Sokoloff, Taylor & Zafman LLP
Nguyen Vincent Q.
Oda Christine
LandOfFree
Apparatus and method for power continuity testing in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for power continuity testing in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for power continuity testing in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3079656