Apparatus and method for positioning an integrated circuit chip

Metal working – Method of mechanical manufacture – Electrical device making

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29740, 29833, 29840, H05K 330, B23P 1900

Patent

active

051447479

ABSTRACT:
A multichip integrated circuit package comprises a substrate having a flat upper surface to which is affixed one or more integrated circuit chips having interconnection pads. A polymer encapsulant completely surrounds the integrated circuit chips. The encapsulant is provided with a plurality of via openings therein to accommodate a layer of interconnection metallization. The metallization serves to connect various chips and chip pads with the interconnection pads disposed on the chips. In specific embodiments, the module is constructed to be repairable, have high I/O capability with optimal heat removal, have optimized speed, be capable of incorporating an assortment of components of various thicknesses and function, and be hermetically sealed with a high I/O count. Specific processing methods for each of the various module features are described herein, along with additional structural enhancements.

REFERENCES:
patent: 4116376 (1978-09-01), Delorme et al.
patent: 4342090 (1982-07-01), Caccoma et al.
patent: 4675993 (1987-06-01), Harada
patent: 4677258 (1987-06-01), Kawashima et al.
patent: 4714516 (1987-12-01), Eichelberger et al.
patent: 4738025 (1988-04-01), Arnold
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4835704 (1989-05-01), Eichelberger et al.
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 4878991 (1989-11-01), Eichelberger et al.
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 4894115 (1990-01-01), Eichelberger et al.
patent: 4901136 (1990-02-01), Neugebauer et al.
patent: 4918811 (1990-04-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 4979290 (1990-12-01), Chiba
patent: 4980971 (1991-01-01), Bartschat et al.
patent: 5003692 (1991-04-01), Izumi et al.
IBM Tech. Discl. Bull. vol. 27, No. 26, Nov. 1984,pp. 3653-3655 by M. S. Chester et al.
The STD-Process-New Developments and Applications, Clark et al., pp. 1-14, 1974, International Microwave Symposium.
Levinson et al., High Density Interconnects Using Laser Lithography, Proceed. of ISHM, Seattle, pp. 1-4, Oct. 1988.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for positioning an integrated circuit chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for positioning an integrated circuit chip , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for positioning an integrated circuit chip will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-127159

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.