Coating apparatus – With means to centrifuge work
Reexamination Certificate
2000-07-24
2001-02-13
Niebling, John F. (Department: 2812)
Coating apparatus
With means to centrifuge work
C438S760000
Reexamination Certificate
active
06187093
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
This invention relates to a method of fabrication used for semiconductor integrated circuit devices, and more specifically to an apparatus and method for planarizing a sub-micron integrated circuit device using spin-on materials, such as SOG (Spin-On-Glass).
(2) Description of Related Art
The complexity of present-day integrated circuits requires that the devices on silicon wafer substrates shrink to sub-micron dimensions and the circuit density increases to several million transistors per die. In order to achieve these requirements smaller and smaller feature sizes are needed for both width and spacing of features. Furthermore, as wiring densities in semiconductor circuit chips increase, multiple wiring levels are required to achieve interconnection of the devices, and planarization of the interlevel dielectric becomes a critical step in the fabrication process. Planarized dielectric layers must be formed between metal layers of an integrated circuit in order to achieve good metallization step coverage of the interconnnect metal lines. Also, planarization is necessary to facilitate masking and etching operations. A planarized surface provides a constant depth of focus across the surface for exposing patterns in lithographic layers.
Spin-on dielectric materials, such as SOG (Spin-On-Glass), have been used as the insulating layer between successive interconnection layers. However, complete planarization has not been possible with the application of a single SOG layer. Processes which resort to application of multiple layers of SOG are costly and are subject to higher defect levels. Also, dielectric layers composed of multiple layers are subject to delamination due to poor adhesion between layers. Additional attempts to achieve improved planarization have combined SOG with CMP (Chemical Mechanical Polishing) processes or with plasma etchback processes, but such process combinations suffer from the disadvantages of high expense, low product throughput, and process complexity.
Numerous improvements to methods of forming planarized dielectric layers utilizing SOG have been invented. For example, U.S. Pat. No. 5,312,512 entitled “Global Planarization using SOG and CMP” granted May 17, 1994 to Derryl D. J. Allman et al describes a multiple step process which uses the combination of SOG, etching away higher portions of the SOG layer, and CMP (Chemical Mechanical Polishing) to produce a planarized dielectric surface.
And, U.S. Pat. No. 5,302,233 entitled “Method For Shaping Features of a Semiconductor Struture Using Chemical Mechanical Planarization (CMP)” granted Apr. 12, 1994 to Sung C. Kim et al describes a method of planarizing a dielectric layer, which includes a CMP step using a relatively soft and conforming polishing pad. CMP with the soft pad allows the topography to be contoured. After contouring the topography, additional dielectric material is deposited and planarization is completed by further CMP with a relativley hard polish pad.
Also, U.S. Pat. No. 5,454,871 entitled “SOG Coated Apparatus To Solve SOG Non-Uniformity in the VLSI Process” granted Oct. 3, 1995 to Yung-haw Liaw et al describes an apparatus for applying SOG under controlled humidity conditions. By controlling the humidity during application of SOG the integrity of multiple layers of SOG is improved.
SUMMARY OF THE INVENTION
One object of the present invention is to provide an improved apparatus and method for planarization of spin-on materials.
Another object of the present invention is to provide a new and improved apparatus and process for planarization of SOG (Spin-On-Glass) dielectric layers, which results in superior planarization of the dielectric layer surface.
A further object of the present invention is to provide a new and improved apparatus and process for planarization of SOG dielectric layers, whereby superior planarization is achieved without resorting to costly and time consuming multiple step processing.
In accordance with the present invention, the above and other objectives are realized by using an apparatus for applying spin-on material to a wafer substrate comprising: a spin-on-glass coater spin table with means for holding a wafer substrate onto said spin-on-glass coater spin table; a means of dispensing spin-on material onto the wafer substrate; a means for bringing a plate into symmetrically balanced contact with the wafer substrate during rotation of the wafer substrate; a means of applying a pressure force between the plate and the wafer substrate during rotation of the wafer substrate; a means of controlling the rotary speed of the spin-on-glass coater spin table; a means of controlling the pressure force between the plate and the wafer substrate during rotation of the wafer substrate; and an enclosure comprising a cup and moveable lid assembly which completely cover the spin-on-glass coater spin table.
The method of planarizing a spin-on material applied to a semiconductor wafer substrate having an irregular surface with high and low portions, comprises the steps of: holding the semiconductor wafer substrate onto a spin-on-glass coater spin table; providing an enclosure comprising a cup and moveable lid assembly which completely cover the spin-on-glass coater spin table; dispensing the spin-on material onto the surface of the semiconductor wafer substrate and rotating the semiconductor wafer substrate at a first low rotation speed to disperse the spin-on material across the surface of the semiconductor wafer substrate; after dispersing the spin-on material across the surface of the semiconductor wafer substrate, contacting the surface of the semiconductor wafer substrate with a plate and applying a pressure force between the plate and the semiconductor wafer substrate and rotating the semiconductor wafer substrate at a second rotation speed, the second rotation speed being faster than the first low rotation speed; removing the semiconductor wafer substrate from the spin-on-glass coater spin table; first heating the spin-on material layer to remove solvents and low-boiling point organic materials; and curing the spin-on layer at a temperature which causes cross-linking of the spin-on material.
REFERENCES:
patent: 4794021 (1988-12-01), Potter
patent: 5302233 (1994-04-01), Kim et al.
patent: 5312512 (1994-05-01), Allman et al.
patent: 5454871 (1995-10-01), Liaw et al.
patent: 5716673 (1998-02-01), Yen et al.
patent: 6124215 (2000-09-01), Zheng
Chartered Semiconductor Manufacturing Ltd.
Ghyka Alexander G.
Niebling John F.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Apparatus and method for planarization of spin-on materials does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for planarization of spin-on materials, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for planarization of spin-on materials will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2608234