Apparatus and method for pipelined analog to digital conversion

Details Apparatus and method for pipelined analog to digital conversion Apparatus and method for pipelined analog to digital conversion

2011-06-21

2011-06-21

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S162000, C341S172000

Reexamination Certificate

active

07965217

ABSTRACT:
Apparatus and methods for pipelined analog-to-digital conversion are disclosed. In some embodiments, a pipelined analog-to-digital converter includes a control and correction circuit; and a plurality of MDAC stages. At least one of the MDAC stages includes: an MDAC input to receive an analog input voltage; and a dual latch flash ADC comprising one or more dual latch comparators. At least one of the dual latch comparators includes: a pre-amplifier having an input coupled to the MDAC input, and an output; a demultiplexer having an input coupled to the output of the pre-amplifier, a first output, and a second output; a first latch having an input coupled to the first output of the demultiplexer, wherein the first latch may generate a first digital signal; and a second latch having an input coupled to the second output of the demultiplexer, wherein the second latch may generate a second digital signal.

REFERENCES:
patent: 4779059 (1988-10-01), Taki et al.
patent: 5635937 (1997-06-01), Lim et al.
patent: 6259392 (2001-07-01), Choi et al.
patent: 6366230 (2002-04-01), Zhang et al.
patent: 6756929 (2004-06-01), Ali
patent: 6822601 (2004-11-01), Liu et al.
patent: 6861969 (2005-03-01), Ali
patent: 6876318 (2005-04-01), Mulder et al.
patent: 7106106 (2006-09-01), Hughes
patent: 7265703 (2007-09-01), Sasaki et al.
patent: 7397409 (2008-07-01), Jeon et al.
patent: 7456775 (2008-11-01), Chen
patent: 7551115 (2009-06-01), Bailey et al.
patent: 7561095 (2009-07-01), Sasaki et al.
patent: 7570082 (2009-08-01), Gebara et al.
patent: 7646324 (2010-01-01), Matsubayashi
patent: 2009/0153196 (2009-06-01), Gebara et al.
Taherzadeh-Sani et al., “Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs,” IEEE Transactions on Circuits and Systems—II: Express Briefs, Sep. 2006, pp. 966-970, vol. 53, No. 9.
Maxim, Understanding Pipelined ADC's, available at http://www.maxim-ic.com/appnotes.cfm/appnote—number/1023/, pp. 1-6, Oct. 2, 2001.
Office Action dated Nov. 16, 2010, received in U.S. Appl. No. 12/578,057.

Affiliated with

Also associated with

Rating

Apparatus and method for pipelined analog to digital conversion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for pipelined analog to digital conversion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for pipelined analog to digital conversion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625595