Oscillators – With frequency adjusting means – Step-frequency change
Reexamination Certificate
2008-07-08
2008-07-08
Kinkead, Arnold (Department: 2817)
Oscillators
With frequency adjusting means
Step-frequency change
C331S17700V, C331S03600C, C331S016000, C331S034000, C331S002000
Reexamination Certificate
active
07397319
ABSTRACT:
A gain compensator compensates for the gain variation of a varactor-tuned voltage tuned oscillator (VCO) in a phase lock loop (PLL). The VCO includes a parallel LC circuit having multiple fixed capacitors that can be switched-in or switched-out of the LC circuit according to a capacitor control signal to perform band-select tuning of the VCO. The gain compensator compensates for the variable VCO gain by generating a charge pump reference current that is based on the same capacitor control signal that controls the fixed capacitors in the LC circuit. The gain compensator generates the charge pump reference current by replicating a reference scale current using unit current sources. The number of times the reference scale current is replicated is based on the fixed capacitance that is switched-in to the LC circuit and therefore the frequency band of the PLL. The reference scale current is generated based on a PLL control that specifics certain PLL characteristics such as reference frequency, loop bandwidth, and loop damping. Therefore, the reference pump current can be efficiently optimized for-changing PLL operating conditions, in addition to compensating for variable VCO gain.
REFERENCES:
patent: 3526859 (1970-09-01), P{umlaut over ())}{umlaut over (})}tzer
patent: 3538450 (1970-11-01), Andrea et al.
patent: 4568888 (1986-02-01), Kimura et al.
patent: 4970472 (1990-11-01), Kennedy et al.
patent: 5030926 (1991-07-01), Walden
patent: 5126692 (1992-06-01), Shearer et al.
patent: 5254958 (1993-10-01), Flach et al.
patent: 5315270 (1994-05-01), Leonowich
patent: 5362990 (1994-11-01), Alvarez et al.
patent: 5369376 (1994-11-01), Leblebicioglu
patent: 5485125 (1996-01-01), Dufour
patent: 5563553 (1996-10-01), Jackson
patent: 5625325 (1997-04-01), Rotzoll
patent: 5648744 (1997-07-01), Prakash et al.
patent: 5682379 (1997-10-01), Mahany et al.
patent: 5739730 (1998-04-01), Rotzoll
patent: 5783972 (1998-07-01), Nishikawa
patent: 5821818 (1998-10-01), Idei et al.
patent: 6028488 (2000-02-01), Landman et al.
patent: 6091304 (2000-07-01), Harrer
patent: 6133797 (2000-10-01), Lovelace et al.
patent: 6163184 (2000-12-01), Larsson
patent: 6359872 (2002-03-01), Mahany et al.
patent: 6374311 (2002-04-01), Mahany et al.
patent: 6583675 (2003-06-01), Gomez
patent: 6714983 (2004-03-01), Koenck et al.
patent: 6838947 (2005-01-01), Gomez
patent: 7023283 (2006-04-01), Kawasumi et al.
patent: 7129792 (2006-10-01), Gomez
patent: 0627820 (1994-12-01), None
patent: 0642227 (1995-03-01), None
patent: 1075086 (2001-02-01), None
Respondent Qualcomm Incorporated Notice of Prior Art, with Exhibit C attached thereto, Nov. 2005.
Abidi et al., “Power-Conscious Design of Wireless Circuits and Systems”, IEEE Proceedings, Oct. 2000, vol. 88, No. 10, pp. 1528-1545.
Alvarez et al., “A Wide-Bandwidth Low-Voltage PLL for Power Pcä Microprocessors”, 1994 Symposium on VLSI Circuits Digest of Technical Papers, Apr. 1995, vol. 30, No. 4, pp. 384-391.
Alvarez et al., “A Wide-Bandwidth Low-Voltage PLL for Power Pc{umlaut over ())}{umlaut over (})} Microprocessors”, 1994 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 9-11, 1994, Sec. 4.2, pp. 37-38.
Bayer et al., “A Low Noise CMOS Frequency Synthesizer With Dynamic Bandwith Control”, IEEE 1994 Custom Integrated Circuits Conference, May 1-4, 1994, Sec. 8.5.1, pp. 171-174.
Boerstler, “A Low-Jitter PLL Clock Generator for Microprocessors With Lock Range of 340-612 MHz”, IEEE J. of Solid State Circuits, Apr. 1999, vol. 34, No. 4, p. 513-519.
Craninckx et al., “A Fully Integrated CMOS DCS-1800 Frequency Synthesizer”, IEEE International Solid State Circuits Conference '98 Proceedings, Feb. 17, 1998, pp. 372-373, 466.
Craninckx et al., “A Fully Integrated CMOS DCS-1800 Frequency Synthesizer”, IEEE J. of Solid State Circuits, Dec. 1998, vol. 33, No. 12, pp. 2054-2065.
Diorio et al., “A Low-Noise GaAs/AlGaAs, Microwave Frequency-Synthesizer IC”, IEEE J. of Solid State Circuits Sep. 1998, vol. 33, No. 9, pp. 1306-1312.
Gardner, “Charge-Pump Phase-Lock Loops,” IEEE Trans. On. Comms., Nov. 1980, vol. COM-28, No. 11, pp. 1849-1858.
Kelkar et al., “A Wide-Range Low-Hitter Fully Integrated Programmable Frequency Synthesizer Building Block in A 1.5V/0.25 um DMOS Process”, IEEE Int'l. ASIC/SOC Conference Proceedings, Sep. 15, 1999-Sep. 18, 1999, pp. 357-361.
Lam et al., “A 2.6-GHz/5.2GHz Frequency Synthesizer in 0.4 um CMOS Technology”, IEEE J. of Solid State Circuits, May 2000. pp. 551-557.
Larsson, “A 2-1600-MHz CMOS Clock Recovery PLL With Low-Vdd Capability”IEEE J. of Solid-State Circuits, Dec. 1999, vol. 34, No. 12, pp. 1951-1960.
Lin et al., A 900MHz, 2.5mA CMOS Frequency Synthesizer With an Automatic SC Tuning Loop, Proceedings of Custom Integrated Circuits Conference; May 2000, pp. 375-378.
Lo et al., “A 1.5-V 900 MHz Monolithic CMOS Fast-Switching Frequency Synthesizer for Wireless Applications”, Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2000, pp. 238-241.
Razavi, “Monolithic Phase-Locked Loops and Clock Recovery Circuits, Theory and Design”, IEEE, 1996, pp. 1-498.
ROH et al, “Optimum Phase-Acquisition Technique for Charge-Pump PLL”, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Sep. 1997, vol. 44, No. 9, pp. 729-740.
Rhode, “Digital PLL Frequency Synthesizers Theory and Design”, Prentice Hall, 1993.
Sun et al., “A Fully Integrated Dual-Frequency Push-Push VCO for Wideband Wireless Applications,” Proc. of Gallium Arsenide Applications Symposium, Oct. 2-6, 2000.
Sun, “An Analog PLL-Based Clock and Data Recovery Circuit With High Input Jitter Tolerance”, IEEE J. of Solid-State Circuits, Apr. 1989, vol. 24, No. 2, pp. 325-330.
Tournier, “A New Tuning and Display Monochip for Radio Bands Emitters and Receivers”, IEEE, 1988.
Wolaver, “Phase-Locked Loop Circuit Design”, Prentice Hall, 1991.
Yang, “A Low Jitter 0.3-165 MHz CMOS PLL Frequency Synthesizer for 3 V/5 V Operation”, IEEE J. of Solid State Circuits, Apr. 1997, vol. 32, No. 4, pp. 582-586.
“DS8908B AM/FM Digital Phase-Locked Loop Frequency Synthesizer”, National Semiconductor, Jun. 1990, pp. 1-10.
Byrd et al., “A Fast Locking Scheme for PLL, Frequency Synthesizes”, National Semiconductor App. Note 1000, Jul. 1995.
Notice Regarding Issuance of Initial Determination and Recommended Determination on Remedy and Bond, Oct. 10, 2006.
Kishine et al., “A 2.5 Gb/s Clock and Data Recovery IC With Tunable Jitter Characteristics for Use in LAN's and WAN's”, IEEE J. of Solid-State Circuits, Jun. 1999, vol. 34, No. 6, pp. 805-812.
Kral et al., “RF-CMOS Oscillators With Switched Tuning”, Custom IC Conference, Santa Clara, CA, May 1998, pp. 555-558.
Kral, “A 2.4 GHz CMOS Frequency Synthesizer”, Final Report, UCLA Integrated Circuits and Systems Laboratory, Mar. 1998.
Best, “Phase-Locked Loops, Design, Simulations and Applications” (McGraw-Hill), 1997.
Gray et al., “Analysis and Design of Analog Integrated Circuits”, Wiley 2nd Ed., 1984.
Posthearing Brief of the Commission Investigative Staff, United States International Trade Commission, Apr. 3, 2006.
Craninckx et al., Wireless CMOS Frequency Synthesizer Design, 1998.
Invalidity Expert Report of German Gutierrez, 12/05/206.
Rebuttal Expert Report of Linda Milor, Ph. D., Regarding Validity of U.S. Patent No. 6,583,675, Dec. 14, 2005.
Crawford, J.A., “Frequency Synthesizer Design Handbook,” Artech House, pp. 248-254 and 292-304 (1994).
Rohde, U.L., “Digital PLL Frequency Synthesizers, ” Prentice-Hall, pp. 55-58 (1983).
Copy of European Search Report issued Jun. 6, 2002, for EP 02252014, 3 pp.
Press Release, “Broadcom Delivers World's First CMOS TV Tuner,” 5 pp. (Dec. 6, 1999).
Qualcomm's Response to I
Broadcom Corporation
Kinkead Arnold
McAndrews Held & Malloy Ltd.
LandOfFree
Apparatus and method for phase lock loop gain control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for phase lock loop gain control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for phase lock loop gain control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2775146