Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2006-04-19
2011-11-15
Mengistu, Amare (Department: 2629)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S530000, C345S543000, C711S168000
Reexamination Certificate
active
08059128
ABSTRACT:
A method of performing a blit operation in a parallel processing system includes dividing a blit operation into batches of pixels, performing reads of pixels associated with a first batch in any order, confirming that all reads of pixels associated with the first batch are completed, and performing writes of pixels associated with the first batch in any order. The pixels of the first batch and pixels of additional batches are applied to parallel processors, where the parallel processors include a corral defined by entry points and exit points distributed across the parallel processors.
REFERENCES:
patent: 4930066 (1990-05-01), Yokota
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5434967 (1995-07-01), Tannenbaum et al.
patent: 5861894 (1999-01-01), Sotheran et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: 6289434 (2001-09-01), Roy
patent: 7508397 (2009-03-01), Molnar et al.
patent: 2003/0197707 (2003-10-01), Dawson
French Mark J.
Legakis Justin S.
Molnar Steven E.
Muliadi Lukito
Cooley LLP
Guertin Aaron M
Mengistu Amare
Nvidia Corporation
LandOfFree
Apparatus and method for performing blit operations across... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for performing blit operations across..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for performing blit operations across... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4291595