Boots – shoes – and leggings
Patent
1990-02-20
1992-06-02
Mai, Tan V.
Boots, shoes, and leggings
G06F 738
Patent
active
051193248
ABSTRACT:
A computer having a processing unit with improved performance characteristics. The computer includes a floating point multiplier, a floating point arithmetic logic unit (ALU), a first clock generator for generating a first clock and a second clock generator for generating a second clock. The second clock is generated to have a fixed relationship with the first clock. Specifically, the first clock is delayed and inverted to produce the second clock. The multiplier includes an output port operating under control of the second clock and coupled to provide data to a first input port of the adder. The adder includes both the first input port and a second input port, both operating under control of the second clock. A first and second input port of the multiplier and an output port of the adder operate under control of the first clock. The described configuration allows operation with reduced latency.
REFERENCES:
patent: 4774686 (1988-09-01), McClary et al.
patent: 4777593 (1988-09-01), Yoshida
patent: 4779192 (1988-09-01), Torii et al.
patent: 4811268 (1989-03-01), Nishitani et al.
patent: 4841467 (1989-06-01), Ho et al.
patent: 4852037 (1989-07-01), Aoki
patent: 4958312 (1990-09-01), Ang et al.
Mai Tan V.
Stardent Computer
LandOfFree
Apparatus and method for performing arithmetic functions in a co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for performing arithmetic functions in a co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for performing arithmetic functions in a co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2234770