Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-07-12
2011-07-12
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
Reexamination Certificate
active
07979822
ABSTRACT:
An apparatus and method are provided for performing a sequence of verification tests to verify the design of a data processing system. The apparatus comprises a system under verification representing the design of the data processing system, the system under verification including a component model representing at least one hardware component of the data processing system. The component model includes an interface module through which the component model interacts with other portions of the system under verification during performance of the verification tests. An alternative model is provided for representing the hardware component for selected verification tests, and the interface module comprises a verification interface module which is responsive to switch criteria specified by the alternative model to switch in the alternative model in place of the component model. Accordingly, by such an approach, the alternative model can take the place of the component model during performance of the selected verification tests. This maintains system integrity of the system under verification, whilst providing a simple and effective mechanism for enabling the alternative model to take the place of the component model for certain specific verification tests, for example when testing corner cases in the design.
REFERENCES:
patent: 6272668 (2001-08-01), Teene
patent: 6463488 (2002-10-01), San Juan
patent: 7055113 (2006-05-01), Broberg et al.
patent: 7246333 (2007-07-01), Bingham
patent: 7418681 (2008-08-01), Takei
patent: 2003/0225565 (2003-12-01), Garcia et al.
patent: 2006/037374 (2006-04-01), None
Search Report for GB0711453.1 dated Oct. 5, 2007.
de Moura et al., “Integrating Verification Components”,Computer Science Laboratory, pp. 1-9.
Barnett et al., “Spying on Components: A Runtime Verification Technique”,Microsoft Research, pp. 1-7.
Jameson Louise Margaret
Nightingale Andrew Mark
ARM Limited
Bowers Brandon W
Chiang Jack
Nixon & Vanderhye P.C.
LandOfFree
Apparatus and method for performing a sequence of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for performing a sequence of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for performing a sequence of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740128