Boots – shoes – and leggings
Patent
1996-02-09
1997-06-17
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, G06F 1750
Patent
active
056403275
ABSTRACT:
An apparatus and method for determining how to interconnect a plurality of components of a system, given a limited number of interconnect resources available to a device. First, it is determined whether the system meets the capacity constraints of the device. If the requirements exceed the capacity, a larger device is necessary. Otherwise, a topmost interconnection level is established. This topmost level is partitioned into four different partitions. The components are assigned and optimized to these four partitions. Next, a lower level of interconnection is established for one or more of these four partitions. Each of these lower levels are, in turn, partitioned into four different partitions. Components are then assigned and optimized to these partitions. This process is repeated for even lower levels until routing of the interconnections for the system is achieved. Thereupon, the components are physically interconnected from the lower levels to the topmost level according to the routing pattern that was determined in the establishing, partitioning, and said optimizing steps.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 4554625 (1985-11-01), Otten
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4688072 (1987-08-01), Heath et al.
patent: 4713773 (1987-12-01), Cooper et al.
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4777606 (1988-10-01), Fournier
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5046017 (1991-09-01), Yuyama et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5224057 (1993-06-01), Igarashi et al.
patent: 5251147 (1993-10-01), Finnerty
patent: 5375069 (1994-12-01), Satoh et al.
Sun et al., "An Area Minimizer for Floorplans W/ L-shaped Regions," 1992 Int'l Conference on Computer Design, pp. 383-386.
Chrzanowska-Jeske, et al.; "Partitioning Approach to Find and Exact Solution to the Fitting Problem in an Application-Specific EPLD Device"; pp. 39-44, 1993.
Braun et al., "Techniques for Multilayer Channel Routing," IEEE Trans. on CAD, vol. 7, No. 6, Jun. 1988, pp. 698-712.
Burstein et al., "Timing Influenced Layout Design," 1985 22nd Design Automation Conf., Paper 9.2, pp. 124-130.
Greenberg et al., "Mulch: A Muli-layer Channel Router Using One, Two, and Three Layer Partitions," 1988 Int'l CAD Conf., pp. 88-91.
Hamada et al., "An Efficient Multi-Level Placement Technique Using Hierarchical Partitioning," 1991 IEEE Int'l Symp. on Ckts & Sys., pp. 2044-2047.
Roy et al., "A Timing Driven N-Way Chip & Multi-chip Partitioner," IEEE/ACM Int'l Conf on CAD-93, pp. 240-247.
Ho et al., "Layer Assignment for Multichip Modules," IEEE Trans. on CAD, vol. 9, No. 12, Dec. 1990, pp. 1272-1277.
Lim et al., "Performance Driven Placement w/Global Routing for Macro Cells," 1992 Great Lakes VLSI Symposium, pp. 35-41.
BTR, Inc.
Garbowski Leigh Marie
Teska Kevin J.
LandOfFree
Apparatus and method for partitioning resources for interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for partitioning resources for interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for partitioning resources for interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2162615