Apparatus and method for modifying instruction length decoding i

Details Apparatus and method for modifying instruction length decoding i Apparatus and method for modifying instruction length decoding i

1997-11-14

1999-01-12

Shah, Alpesh M.

39580032, G06F 930

Patent

active

058599940

ABSTRACT:
Apparatus for detecting move instructions in which only registers are involved. The apparatus generates signals to disable the inclusion of any SIB byte, displacement bytes and immediate bytes from the instruction length when a move instruction which only requires processor registers is encountered. The apparatus uses the generated signals for instruction length calculation and instruction prefetch pointer generation.

REFERENCES:
patent: 4394735 (1983-07-01), Satoh et al.
patent: 4504927 (1985-03-01), Callan
patent: 4556938 (1985-12-01), Parker et al.
patent: 4847759 (1989-07-01), Oklobdzija
patent: 5109511 (1992-04-01), Nitta et al.
patent: 5123096 (1992-06-01), Matuo
patent: 5233696 (1993-08-01), Suzuki
patent: 5293592 (1994-03-01), Fu et al.
patent: 5303358 (1994-04-01), Baum
patent: 5371864 (1994-12-01), Chuang
patent: 5408625 (1995-04-01), Narita et al.
patent: 5513330 (1996-04-01), Stiles
patent: 5535347 (1996-07-01), Grochowski et al.

Affiliated with

Also associated with

Rating

Apparatus and method for modifying instruction length decoding i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for modifying instruction length decoding i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for modifying instruction length decoding i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1524092