Boots – shoes – and leggings
Patent
1990-06-19
1993-01-12
Fleming, Michael R.
Boots, shoes, and leggings
364247, 364270, 364259, 3642318, 3642212, 3642323, 3642624, 364DIG1, 364488, 364578, 395500, 395550, G06F 938, G06F 944
Patent
active
051796724
ABSTRACT:
A system for modeling computer instruction execution is disclosed. The public status register holds data representative of the status of the computer processing system. A combinational logic unit receives multibit data words from the public status register, as well as a source of program code. The combinational logic unit produces output data implementing a computer processor. A working status register, connected to the combinational logic unit, receives the combinational logic unit output signals. A clock signal generator, during first and second clock intervals, transfers the data from the working status register to the public status register only after all the combinational logic units have provided their output data for a given set of input data. A second clock interval will clock the public status register contents to the input of the combinational logic unit when a subsequent set of program code is presented to the combinational logic unit.
REFERENCES:
patent: 4231104 (1980-10-01), St. Clair
patent: 4245304 (1981-01-01), Porter et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4484266 (1984-11-01), Becker et al.
patent: 4488229 (1984-12-01), Harrison
patent: 4573116 (1986-02-01), Ong et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4608633 (1986-08-01), Boothroyd et al.
patent: 4630195 (1986-12-01), Hester et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4766535 (1988-08-01), Auerbach et al.
patent: 4787062 (1988-11-01), Nei et al.
patent: 4829425 (1989-05-01), Bain, Jr. et al.
patent: 4876644 (1989-10-01), Nuechterlein et al.
patent: 4918594 (1990-04-01), Onizuka
patent: 4924429 (1990-05-01), Kurashita et al.
patent: 4937770 (1990-06-01), Samuels et al.
Zwolinski et al., "The Design of an Hierarchical Circuit-level Simulator", Electronic Design Automation (EDA84), Conference Publication No. 232, pp. 9-12, Mar. 1984.
Lineback J. Robert, "Logic Simulation Speeded with Special Hardware", Electronics Review, Jun. 16, 1982, vol. 55, No. 12, pp. 45-46.
Barto et al., "A Computer Architecture for Digital Logic Simulation, Electronic Engineering", Sep. 1980, vol. 52, No. 643, pp. 35-66.
IBM TDS, vol. 25, No. 1, Jun. 1982 "Logic Processor for Logic Simulation Machine" by M. Denneau pp. 92-94.
Genduso Thomas B.
Ong Shauchi
Fleming Michael R.
International Business Machines - Corporation
Ray Gopal C.
LandOfFree
Apparatus and method for modeling parallel processing of instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for modeling parallel processing of instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for modeling parallel processing of instruc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1225951