Boots – shoes – and leggings
Patent
1995-08-21
1997-11-11
Teska, Kevin J.
Boots, shoes, and leggings
364578, 3642212, 3642323, 3642643, 3642756, G06F 9455, G06F 1750
Patent
active
056873557
ABSTRACT:
The present invention generates a model of a graded channel transistor having at least two channel portions of differing doping concentrations. The present invention assumes a uniform doping concentration of each channel portion. Each of the channel portions is modeled using a standard transistor model (100, 120) with junction voltages (64) resulting between the transistor models. The junction voltages (64) are determined to be at a level such that the channel currents of the transistor models (60, 62) are equal. Once the junction voltages (64) are determined, the parameters of the transistor models (60, 62) are determined. Once the transistor models (60, 62) are determined, the models are combined to produce a composite transistor model (70) for the transistor using standard circuit reduction techniques. The composite model produced is scalable with respect to geometry, is continuous, and is differentiable. Steps are also disclosed for manufacturing integrated circuits using the modeling techniques of the present invention.
REFERENCES:
patent: 4839702 (1989-06-01), Grinberg et al.
patent: 5208475 (1993-05-01), Montensen
patent: 5345401 (1994-09-01), Tani
patent: 5467291 (1995-11-01), Fan et al.
patent: 5481485 (1996-01-01), Takeuchi
patent: 5502643 (1996-03-01), Fujinaga
patent: 5553008 (1996-09-01), Huang et al.
patent: 5600578 (1997-02-01), Fang et al.
Gullapalli Kiran Kumar
Joardar Kuntal
Mohamed Ayni
Motorola Inc.
Teska Kevin J.
Witek Keith E.
LandOfFree
Apparatus and method for modeling a graded channel transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for modeling a graded channel transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for modeling a graded channel transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1236721