Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2009-03-11
2011-12-06
Garbowski, Leigh (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
Reexamination Certificate
active
08074193
ABSTRACT:
A computer readable storage medium includes executable instructions to receive a specification of a combinational logic circuit. The specification of the combinational logic circuit is converted to a Single-Rail un-encoded circuit and a Dual-Rail encoded circuit, which periodically encodes a null value, a first valid state and a second valid state on two wires. A logic operation of the Single-Rail un-encoded circuit transpires during processing of a null value by the Dual-Rail encoded circuit.
REFERENCES:
patent: 6496041 (2002-12-01), Hirairi
patent: 6526542 (2003-02-01), Kondratyev
patent: 6946878 (2005-09-01), Kunemund
patent: 6950959 (2005-09-01), Davies et al.
patent: 6970016 (2005-11-01), Elbe et al.
patent: 7584449 (2009-09-01), Beerel et al.
patent: 7603635 (2009-10-01), Sotiriou et al.
patent: 7870516 (2011-01-01), Sotiriou et al.
patent: 2006/0239392 (2006-10-01), Cummings et al.
patent: 2009/0037853 (2009-02-01), Sotiriou et al.
Cheng et al., “A Robust Handshake for Asynchronous System,” Proc. of 3rd IEEE Int'l Workshop on System-on-Chip for Real-Time Applications, 2003 IEEE Computer Society, 4 pages.
Cho et al., “On Single/Dual-Rail Mixed PTL/Static Circuits in Floating Body SOI and Bulk Cmos: A Comparative Assessment,” Proc. of 16th Int'l Conference on VLSI Design, 2003 IEEE Computer Society, 6 pages.
Cheng et al., “A New Robust Handshake for Asymmetric Asynchronous Micro-Pipelines,” 2003 IEEE, pp. 209-212.
Matsubara et al., “A Low Power Zero-Overhead Self-Timed Division and Square Root Unit Combining a Single-Rail Static Circuit with a Dual-Rail Dynamic Circuit,” 1997 ITTT, pp. 198-209.
Blunno, I. et al., Handshake protocols for De-synchronization. In Proceedings of the IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), p. 149-158, 2004.
Cortadella, J. et al., Coping with the variability of combinational logic delays. In Proceedings of the IEEE International Conference on Computer Design, p. 505-508, Oct. 2004.
Kondratyev, A. et al., Design of asynchronous circuits by synchronous CAD tools. In Proceedings of the ACM/IEEE Design Automation Conference (DAC), Jun. 2002. pp. 2-12.
Sparso, J. et al., Delay-insensitive multi-ring structures. Integration, the VLSI journal, vol. 15 No. 3 p. 313-340, Oct. 1993.
Sparso, J. et al., Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001 contents and abstracts of sections I-III.
Verhoeff, T., Delay-insensitive codes—an overview. In Distributed Computing, vol. 3 No. 1, 1988 pp. 1-8.
Christofilopoulos Michail
Mattheakis Pavlos
Sotiriou Christos P.
Cooley LLP
Garbowski Leigh
Institute of Computer Science (ICS) of the Foundation for Resear
LandOfFree
Apparatus and method for mixed single-rail and dual-rail... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for mixed single-rail and dual-rail..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for mixed single-rail and dual-rail... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4261267