Static information storage and retrieval – Floating gate – Particular biasing
Patent
1994-12-22
1996-04-09
Gossage, Glenn
Static information storage and retrieval
Floating gate
Particular biasing
36523006, 36518909, 36518522, 326 82, 326108, G11C 1606
Patent
active
055068030
ABSTRACT:
An apparatus and method are described for minimizing the time required to perform verify operations in a semiconductor memory having a memory cell capable of being programmed, erased, and repaired, such as a flash EEPROM (electrically erasable programmable read only memory). The apparatus minimizes the time required to verify that the memory cell was correctly programmed, erased, and repaired. The apparatus includes a word a decoder, a driver, and a means for switching voltage levels supplied to the decorder and driver. The driver is comprised of a p-channel transistor having an n-well electrically coupled to a first power line, and a p-substrate. When the memory cell is to be accessed, the driver is activated and drives the word line with a voltage on a second power line. The the second power line is switched from a first voltage level to a second voltage level in order to initiate a verify process while the first power line is maintained at an approximately constant voltage. Any inherent diffusion junction capacitance between the n-well and the p-substrate is kept substantially at a constant charge. By coupling the driver n-well capacitive load to the first power line, there is no need to wait for the driver n-well capacitance to discharge between program and program verify operations. Thereby, the amount of time required to perform a program verify is minimized.
REFERENCES:
patent: 4782247 (1988-11-01), Yoshida et al.
patent: 4860261 (1989-08-01), Kreifels et al.
patent: 4875188 (1989-10-01), Jungroth
patent: 4916334 (1990-04-01), Minagawa et al.
patent: 5038327 (1991-08-01), Akaogi
patent: 5039882 (1991-08-01), Arakawa
patent: 5214606 (1993-05-01), Hashimoto
patent: 5265052 (1993-11-01), D'Arrigo et al.
Gossage Glenn
Intel Corporation
LandOfFree
Apparatus and method for minimizing verify time in a semiconduct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for minimizing verify time in a semiconduct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for minimizing verify time in a semiconduct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-143790