Apparatus and method for memory operations using...

Details Apparatus and method for memory operations using... Apparatus and method for memory operations using...

2007-05-15

2007-05-15

Lam, David (Department: 2827)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S189090, C365S189011

Reexamination Certificate

active

11015440

ABSTRACT:
An apparatus is disclosed comprising a plurality of word lines and word line drivers, a plurality of bit lines and bit line drivers, and a plurality of memory cells coupled between respective word lines and bit lines. The apparatus also comprises circuitry operative to select a writing and/or reading condition to apply to a memory cell based on the memory cell's location with respect to one or both of a word line driver and a bit line driver. The apparatus can also comprise circuitry that is operative to select a number of memory cells to be programmed in parallel based on memory cell location with respect to a word line and/or bit line driver.

REFERENCES:
patent: 3851316 (1974-11-01), Kodama
patent: 4592027 (1986-05-01), Masaki
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4646269 (1987-02-01), Wong et al.
patent: 4698788 (1987-10-01), Flannagan et al.
patent: 4744061 (1988-05-01), Takemae et al.
patent: 4873669 (1989-10-01), Furutani et al.
patent: 5107139 (1992-04-01), Houston et al.
patent: 5149199 (1992-09-01), Kinoshita et al.
patent: 5276644 (1994-01-01), Pascucci et al.
patent: 5276649 (1994-01-01), Hoshita et al.
patent: 5278796 (1994-01-01), Tillinghast et al.
patent: 5359571 (1994-10-01), Yu
patent: 5383157 (1995-01-01), Phelan
patent: 5410512 (1995-04-01), Takase et al.
patent: 5652722 (1997-07-01), Whitefield
patent: 5745410 (1998-04-01), Yiu
patent: 5784328 (1998-07-01), Irrinki et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5890100 (1999-03-01), Crayford
patent: 5923588 (1999-07-01), Iwahashi
patent: 5925996 (1999-07-01), Murray
patent: 5940340 (1999-08-01), Ware et al.
patent: 5961215 (1999-10-01), Lee et al.
patent: 5977746 (1999-11-01), Hershberger et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6070222 (2000-05-01), Farmwald et al.
patent: 6157244 (2000-12-01), Lee et al.
patent: 6185121 (2001-02-01), O'Neill
patent: 6185712 (2001-02-01), Kirihata et al.
patent: 6191980 (2001-02-01), Kelley et al.
patent: 6205074 (2001-03-01), Van Buskirk et al.
patent: 6208545 (2001-03-01), Leedy
patent: 6212121 (2001-04-01), Ryu et al.
patent: 6236587 (2001-05-01), Gudesen et al.
patent: 6240046 (2001-05-01), Proebsting
patent: 6246610 (2001-06-01), Han et al.
patent: 6335889 (2002-01-01), Onodera
patent: 6356485 (2002-03-01), Proebsting
patent: 6373768 (2002-04-01), Woo et al.
patent: 6385074 (2002-05-01), Johnson et al.
patent: 6407953 (2002-06-01), Cleeves
patent: 6420215 (2002-07-01), Knall et al.
patent: 6507238 (2003-01-01), Yang
patent: 6525953 (2003-02-01), Johnson
patent: 6560152 (2003-05-01), Cernea
patent: 6574145 (2003-06-01), Kleveland et al.
patent: 6577549 (2003-06-01), Tran et al.
patent: 6661730 (2003-12-01), Scheuerlein et al.
patent: 6724665 (2004-04-01), Scheuerlein et al.
patent: 6754124 (2004-06-01), Seyyedy et al.
patent: 6791875 (2004-09-01), Hidaka
patent: 6925007 (2005-08-01), Harari et al.
patent: 6980465 (2005-12-01), Taussig et al.
patent: 2002/0028541 (2002-03-01), Lee et al.
patent: 2002/0136045 (2002-09-01), Scheuerlein
patent: 2002/0136047 (2002-09-01), Scheuerlein
patent: 2003/0043643 (2003-03-01), Scheuerlein et al.
patent: 2003/0046020 (2003-03-01), Scheuerlein
patent: 2004/0066671 (2004-04-01), Scheuerlein et al.
patent: 2004/0100831 (2004-05-01), Knall et al.
“A 14ns 1Mb CMOS SRAM with Variable Bit-Organization,” Wada et al., 1988 IEEE International Solid-State Circuits Conference, pp. 252-253 (Feb. 19, 1988).
“64M×8 Bit NAND Flash Memory,” Samsung Electronics (Oct. 27, 2000).
“How Flash Memory Works,” wysiwyg://8/http://www.howstuffworks.com/flash-memory.htm?printable=1, 5 pages (1998).
“Datalight FlashFX™ 4.06 User's Guide,” p. 11 (Aug. 2000).
“How Does TrueFFS® manage Wear Leveling?,” http://www.m-sys.com/content/information/calclnfo.asp, 2 pages (printed Oct. 5, 2001).
“A CMOS Bandgap Reference Circuit with Sub-1V Operation,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 670-674.
“Sub-1V CMOS Proportional to Absolute Temperature References,” IEEE Journal of Solid-State Circuits, vol. 38, No. 1, Jan. 2003, pp. 85-89.
“The flash memory read path: building blocks and critical aspects,” Micheloni et al., Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003, pp. 537-553.
“A current-based reference-generations scheme for 1T-1C ferroelectric random-access memories,” Siu et al., IEEE Journal of Solid-State Circuits, vol. 38 Issue 3, Mar. 2003, pp. 541-549.
“Method and System for Temperature Compensation for Memory Cells with Temperature-Dependent Behavior,” U.S. Appl. No. 10/676,862, filed Sep. 20, 200; inventors: Kenneth So, Luca Fasoli, and Bendik Kleveland.
Written Opinion for PCT/US05/43074, 5 pages, Jul. 27, 2006.
International Search Report for PCT/US05/43074, 1 page, Jul. 27, 2006.

Affiliated with

Also associated with

Rating

Apparatus and method for memory operations using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for memory operations using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for memory operations using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3730633