Boots – shoes – and leggings
Patent
1994-06-10
1995-01-03
Ray, Gopal C.
Boots, shoes, and leggings
3642302, 3642808, 3642412, 3642413, 3642415, 3642592, 364DIG1, G06F 1326
Patent
active
053794346
ABSTRACT:
A system and method for selecting a processor to service interrupts in a multiprocessor system with processor individualized interrupt priority states. The interrupt priority information associated with the various processors is bit serially compared to select one or more processors of lowest interrupt priority status, Processor individualized identification information is then compared to reconcile when multiple processors have an identical interrupt priority level, The outcome is stored and immediately available for managing interrupts generated by I/O devices, In a preferred arrangement, the interrupt priority status of the selected processor is confirmed immediately before processing the service requests to compensate for any changes occurring during the period of the bit serial comparison.
REFERENCES:
patent: 3660823 (1972-05-01), Recks
patent: 4268904 (1981-05-01), Suzuki et al.
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4438489 (1984-03-01), Heinrich et al.
patent: 4495569 (1985-01-01), Kagawa
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4644465 (1987-02-01), Imamura
patent: 4769768 (1988-09-01), Bomba et al.
patent: 4779195 (1988-10-01), James
patent: 4796176 (1989-01-01), D'Amico et al.
patent: 4833598 (1989-05-01), Imamura et al.
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4930070 (1990-05-01), Yonekura et al.
patent: 4959781 (1990-09-01), Rubinstein et al.
patent: 4974148 (1990-11-01), Matteson
patent: 5043882 (1991-08-01), Ikeno
patent: 5099414 (1992-03-01), Cole et al.
patent: 5125093 (1992-06-01), McFarland
patent: 5179707 (1993-01-01), Piepho
patent: 5210871 (1993-05-01), Lala et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 4B, Sep., 1984, "Interrupt Dispatching Method for Multiprocessing System", pp. 2356-2359.
Symmetry Technical Summary, copyright 1987 by Sequent Computer Systems, I Inc., Section 2.6 System Link and Interrupt Controller (SLIC), pp. 2-9 thru 2-11.
International Business Machines - Corporation
Ray Gopal C.
Salys Casimer R.
LandOfFree
Apparatus and method for managing interrupts in a multiprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for managing interrupts in a multiprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for managing interrupts in a multiprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2218357