Apparatus and method for maintaining cache memory integrity in a

Details Apparatus and method for maintaining cache memory integrity in a Apparatus and method for maintaining cache memory integrity in a

1981-03-24

1983-10-18

Nusbaum, Mark E.

Boots, shoes, and leggings

364134, G06F 1300

Patent

active

044109440

ABSTRACT:
A data processing system having a plurality of processors and a plurality of dedicated and shared memory modules. Each processor includes a cache for speeding up data transfers between the processor and its dedicated memory and also between the processor and one or more shared memories. The integrity of the data in each cache with respect to the shared memory modules is maintained by providing each shared memory with a cache monitoring and control capability which monitors processor reading and writing requests and, in response to this monitoring, maintains an accurate, updatable record of the data addresses in each cache while also providing for invalidating data in a cache when it is no longer valid.

REFERENCES:
patent: 3566358 (1971-02-01), Hasbrouck
patent: 3581291 (1971-05-01), Iwamoto et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3735360 (1973-05-01), Anderson et al.
patent: 3771137 (1973-11-01), Barner et al.
patent: 3845474 (1974-10-01), Lange et al.
patent: 3848234 (1974-11-01), MacDonald
patent: 4056844 (1977-11-01), Izumi
patent: 4075686 (1978-02-01), Calle et al.
patent: 4078254 (1978-03-01), Beausoleil et al.
patent: 4096567 (1978-06-01), Millard et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4181935 (1980-01-01), Feeser et al.
patent: 4181937 (1980-01-01), Hattori et al.
patent: 4228503 (1980-10-01), Waite et al.
patent: 4313161 (1982-01-01), Hardin et al.
patent: 4322795 (1982-03-01), Lange et al.
patent: 4345309 (1982-08-01), Arulpragasam et al.
IBM Tech. Discl. Bull., vol. 15, No. 11, Apr. 1973, pp. 3463-3464, "Attached Support Processor w/Shared Cache and Execution Unit", by Schmookler.
IBM Tech. Discl. Bull., vol. 21, No. 6, Nov. 1978, pp. 2468-2469, "Data Processing System w/Second Level Cache", by F. J. Sparacio.

Affiliated with

Also associated with

Rating

Apparatus and method for maintaining cache memory integrity in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for maintaining cache memory integrity in a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for maintaining cache memory integrity in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1292885