Apparatus and method for maintaining cache/main memory consisten

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395250, 3642448, 36496431, 364964341, 364DIG1, 364DIG2, 36523005, G06F 1300, G06F 506

Patent

active

052768490

ABSTRACT:
An apparatus and method for maintaining cache/main memory consistency in a data processing system including a write-through cache (14). For write operations of less than a word in length, the write data stored within a FIFO memory device 18 associated with a first bus agent reflects the result of a read/modify/write type of access wherein a byte or half word has been merged by a local processor 12 with a cache word. Memory control lines driven to a system bus 20 indicate to a memory controller 22 that a write operation is to be accomplished as a word write, thereby eliminating the additional time required to achieve a read/modify/write memory controller cycle. To prevent the occurrence of a problem wherein another bus agent, such as another CPU or an I/O device, writes to a system memory 24 during an interval of time that the word of data is temporarily buffered within the FIFO there is provided circuitry for detecting an external write made to the system memory. Circuitry is provided for changing the memory command lines to indicate, instead of a word write, a byte write or a half-word write operation. This causes the memory controller to operate only upon the portion of data word that was modified by the local processor and to perform a conventional read/modify/write type of cycle to merge the byte or half word with a word from main memory.

REFERENCES:
patent: 3883854 (1975-05-01), Heinberg et al.
patent: 3984818 (1976-09-01), Gnadeberg et al.
patent: 4157586 (1979-06-01), Gannon et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4494190 (1985-01-01), Peters
patent: 4561051 (1985-12-01), Rodman et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4716545 (1987-12-01), Whipple et al.
patent: 4742446 (1988-05-01), Morioka et al.
patent: 4768148 (1988-08-01), Keeley et al.
patent: 4805098 (1989-02-01), Mills, Jr. et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4992930 (1991-02-01), Gilfeather et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for maintaining cache/main memory consisten does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for maintaining cache/main memory consisten, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for maintaining cache/main memory consisten will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-315285

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.