Apparatus and method for integrating bus master ownership of loc

Details Apparatus and method for integrating bus master ownership of loc Apparatus and method for integrating bus master ownership of loc

1995-05-16

1997-10-28

Sheikh, Ayaz R.

395284, 395287, G06F 1300

Patent

active

056824831

ABSTRACT:
A system upgrade method provides for the integrating of bus master ownership of a single local bus load (e.g., a PCI load) by plural data transceivers. A family of integrated circuits is manufactured to a include an upgrade member having: (a) a first plurality of local bus interface terminals for connecting to a local bus (e.g., PCI); (b) a second plurality of interface terminals for connecting to a first external communications channel (e.g,, SCSI); (c) a third plurality of interface terminals for connecting to a second external communications channel (e.g., Ethernet); (d) a local bus interface means, connected to the first plurality of local bus interface terminals, for interfacing with the corresponding local bus and thereby applying a predefined load to the local bus; (e) a signal multiplexing means, operatively coupled to the local bus interface means, to the first communications channel (SCSI), and to the second communications channel (Ethernet), for selectively routing signals between the local bus interface means and a selected one of the first and second external communications channels (e.g., SCSI or Ethernet); and (f) an interface ownership designating means, operatively coupled to the multiplexing means, for designating one of the first and second communications channels (e.g., SCSI or Ethernet) as a current-owner of the local bus interface means and for controlling the multiplexing means to route signals between the local bus interface means and the designated current-owner of the local bus interface means.

REFERENCES:
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4902986 (1990-02-01), Lesmeister
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5146461 (1992-09-01), Duschatko et al.
patent: 5297272 (1994-03-01), Lu et al.
patent: 5321827 (1994-06-01), Lu et al.
patent: 5323043 (1994-06-01), Kimura et al.
patent: 5336915 (1994-08-01), Fujita et al.
patent: 5345357 (1994-09-01), Pianka
patent: 5381554 (1995-01-01), Langer et al.
patent: 5408611 (1995-04-01), Kim
patent: 5426767 (1995-06-01), Crossney
patent: 5455927 (1995-10-01), Huang
patent: 5513329 (1996-04-01), Pecone
AMD Proposal for AMD/(Undisclosed Party) Joint EtherSCSI Development.
Golden Gate Design Specification (Revision 0.2).
Bussysteme Report,c't 1993, Heft 10, pp. 120-122.
J. Novellino, IC Puts Ethernet And SCSI On A Motherboard, Electronic Design, Jan. 24, 1994, pp. 59,60,62,66.

Affiliated with

Also associated with

Rating

Apparatus and method for integrating bus master ownership of loc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for integrating bus master ownership of loc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for integrating bus master ownership of loc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1031694