Apparatus and method for integrating bus master ownership of loc

Details Apparatus and method for integrating bus master ownership of loc Apparatus and method for integrating bus master ownership of loc

1994-01-21

1997-03-11

Sheikh, Ayaz R.

395281, 395309, G06F 1100

Patent

active

056110537

ABSTRACT:
An integrated circuit is provided with: (a) a first plurality of local bus interface terminals for connecting to a local bus (e.g., PCI); (b) a second plurality of interface terminals for connecting to a first external communications channel (e.g., SCSI); (c) a third plurality of interface terminals for connecting to a second external communications channel (e.g., Ethernet); (d) a local bus interface means, connected to the first plurality of local bus interface terminals, for interfacing with the corresponding local bus and thereby applying a predefined load to the local bus; (e) a signal multiplexing means, operatively coupled to the local bus interface means, to the first communications channel (SCSI), and to the second communications channel (Ethernet), for selectively routing signals between the local bus interface means and a selected one of the first and second external communications channels (e.g., SCSI or Ethernet); and (f) an interface ownership designating means, operatively coupled to the multiplexing means, for designating one of the first and second communications channels (e.g., SCSI or Ethernet) as a current-owner of the local bus interface means and for controlling the multiplexing means to route signals between the local bus interface means and the designated current-owner of the local bus interface means.

REFERENCES:
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4716525 (1987-12-01), Gilanyi et al.
patent: 4902986 (1990-02-01), Lesmeister
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5146461 (1992-09-01), Duschatko et al.
patent: 5191581 (1993-03-01), Woodbury et al.
patent: 5193193 (1993-03-01), Iyer
patent: 5305319 (1994-04-01), Sowell
patent: 5323043 (1994-06-01), Kimura et al.
patent: 5335329 (1994-08-01), Cox et al.
patent: 5336915 (1994-08-01), Fujita et al.
patent: 5345357 (1994-09-01), Pianka
patent: 5347637 (1994-09-01), Halford
patent: 5379386 (1995-01-01), Swarts et al.
patent: 5381554 (1995-01-01), Langer et al.
patent: 5388217 (1995-02-01), Benzschawel et al.
patent: 5388224 (1995-02-01), Muskas
patent: 5392407 (1995-02-01), Heil et al.
patent: 5394526 (1995-02-01), Crouse et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5404460 (1995-04-01), Datwyler et al.
patent: 5418911 (1995-05-01), Zilka et al.
patent: 5418914 (1995-05-01), Heil et al.
patent: 5420988 (1995-05-01), Elliott
patent: 5426739 (1995-06-01), Lin et al.
patent: 5430849 (1995-07-01), Banks
J. Novellino, IC Puts Ethernet And SCSI On A Motherboard, Electronic Design, Jan. 24, 1994, pp. 59, 60, 62, 66.
Bussysteme Report, c't 1993, Heft 10, pp. 120-122.
AMD Proposal For AMD/(Undisclosed Party) Joint Ether SCSI Development.
Golden Gate Design Specification (Revision 0.2).

Affiliated with

Also associated with

Rating

Apparatus and method for integrating bus master ownership of loc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for integrating bus master ownership of loc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for integrating bus master ownership of loc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-451320