Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2008-06-20
2011-11-08
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S100000, C716S113000
Reexamination Certificate
active
08056033
ABSTRACT:
An integrated circuit design apparatus is provided with a power supply voltage variation analysis tool calculating variations of power supply voltages of respective instances integrated within a target circuit; a determination module comparing the variations of the power supply voltages with first and second reference levels, the second reference level being smaller than the first reference level; a redesign module adapted to redesign the target circuit when at least one of the variations of the power supply voltages is larger than the first reference level; a delay variation calculation module adapted to correct circuit delay data of the respective instances based on the variations of the power supply voltages of the respective instances; a static timing analysis tool performing timing verification of the target integrated circuit. The timing verification in connection with each of the instances is performed based on the corrected circuit delay data, when a variation of a power supply voltage of the each of the instances is in a range from the second reference level to the first reference level, and performed based on the circuit delay data uncorrected, when the variation of the power supply voltage of the each of the instances is smaller than the second reference level.
REFERENCES:
patent: 6604066 (2003-08-01), Hatsuda
patent: 7225418 (2007-05-01), Shimazaki et al.
patent: 7299438 (2007-11-01), Hosono
patent: 7882471 (2011-02-01), Kariat et al.
patent: 2006/0225014 (2006-10-01), Hosono
patent: 2007/0226660 (2007-09-01), Ogawa
patent: 2008/0250370 (2008-10-01), Abbaspour et al.
patent: 2009/0013294 (2009-01-01), Visweswariah
patent: 2009/0153172 (2009-06-01), Anand et al.
patent: 2010/0083198 (2010-04-01), Zhang et al.
patent: 2000-99554 (2000-04-01), None
patent: 2005-4268 (2005-01-01), None
Lin, Shen, et al., “Full-Chip Vectorless Dynamic Power Integrity Analysis and Verification Against 100uV/100ps-Resolution Measurement”, Proceedings of Custom Integrated Circuits Conference 2004, Oct. 2004, pp. 509-512.
Dimyan Magid
Do Thuan
McGinn IP Law Group PLLC
Renesas Electronics Corporation
LandOfFree
Apparatus and method for integrated circuit design with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for integrated circuit design with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for integrated circuit design with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4291767