Patent
1994-08-18
1997-05-13
Harvey, Jack B.
395800, G06F 1300
Patent
active
056300824
ABSTRACT:
A superscalar complex instruction set computer ("CISC") processor (100) having a reduced instruction set computer ("RISC") superscalar core (110) includes an instruction cache (104) which identifies and marks raw x86 instruction start and end points and encodes "pre-decode" information, a byte queue (106) which is a queue of aligned instruction and pre-decode information of the "predicted executed" state, and an instruction decoder (108) which generates type, opcode, and operand pointer values for RISC-like operations (ROPs) based on the aligned pre-decoded x86 instructions in the byte queue. The instruction decoder includes in each dispatch position a logic-based conversion path, a memory-based conversion path, and a common conversion path for converting CISC instructions to ROPs. An ROP multiplexer (400) directs x86 instructions from the byte queue to the conversion paths. The ROP multiplexer includes scan logic (690) which rapidly scans the byte queue to generate for each dispatch position an array of bits (ISELx) that identifies the location of the opcode, and ROP information signals (ROPxNUM, ROPxDIFF, PGNXT[x]). The scan logic is segregated into groups of bit processing logic (GP(x,y)) and includes a look-ahead capability (LAG(x)) between groups.
REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4179737 (1979-12-01), Kim
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4502111 (1985-02-01), Riffe et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5131086 (1992-07-01), Circello et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5185868 (1993-02-01), Tran
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suziki
patent: 5251306 (1993-10-01), Tran
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5488710 (1996-01-01), Sato et al.
patent: 5513330 (1996-04-01), Stiles
Mike Johnson, "Superscalar Microprocessor Design," (Prentice Hall series in innovative technology), 1991.
U.S. Patent Application Ser. No. 07/929,770 filed Apr. 12, 1992 entitled "Instruction Decoder and Superscalar Processor Utilizing Same"--David B. Witt and William M. Anderson.
D.W. Anderson, F.J. Sparacio, F.M. Tomasulo, "The IBM System/260 Model 91: Machine Philosophy and Instruction-handling.sup.1 ", Chapter 18, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System, IBM Journal, vol. 11, Jan. 1967, pp. 276-292.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the Gmicro/400 Processor", .COPYRGT. 1991, pp. 185-195.
Tom R. Halfhill, "AMD K6 Takes On Intel P6", BYTE magazine, Jan. 1996, pp. 67-68, 70, and 72.
IBM Technical Disclosure Bulletin, "System/370 Emulator Assist Processor for a Reduced Instruction Set Computer", vol. 30, No. 10, Mar. 1988, pp. 308-309.
Shreekant S. Thakkar and William E. Hostmann, "An Instruction Fetch Unit for a Graph Reduction Machine", IEEE, .COPYRGT.1986, pp. 82-91.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
Goddard Michael D.
Yao Nathan L.
Advanced Micro Devices , Inc.
Harvey Jack B.
Travis John
LandOfFree
Apparatus and method for instruction queue scanning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for instruction queue scanning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for instruction queue scanning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393247