Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-07-08
2008-07-08
Leja, Ronald W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07397641
ABSTRACT:
An apparatus for protecting an integrated circuit from electrostatic discharge (ESD) includes an RC trigger device configured between a pair of power rails, a first control path coupled to the RC trigger device, and a second control path coupled to the RC trigger device. A power clamp is configured between the power rails for discharging current from an ESD event, the power clamp having an input coupled to outputs of the first and second control paths, the power clamp independently controllable by the first and second control paths. The first and second control paths are further configured to prevent the power clamp from reactivating following an initial deactivation of the power clamp.
REFERENCES:
patent: 5521783 (1996-05-01), Wolfe et al.
patent: 5825601 (1998-10-01), Statz et al.
patent: 5946175 (1999-08-01), Yu
patent: 6091593 (2000-07-01), Lin
patent: 6621673 (2003-09-01), Lin et al.
patent: 6624992 (2003-09-01), Aparin
patent: 6690555 (2004-02-01), Pasqualini
patent: 6919602 (2005-07-01), Lin et al.
patent: 6947267 (2005-09-01), Liu et al.
patent: 7274546 (2007-09-01), Gauthier, Jr. et al.
patent: 2001/0036050 (2001-11-01), Lee et al.
patent: 2002/0066929 (2002-06-01), Voldman
patent: 2003/0235020 (2003-12-01), Fukuda
patent: 2005/0068702 (2005-03-01), Connor et al.
patent: 2005/0195540 (2005-09-01), Streibl et al.
patent: 2006/0176626 (2006-08-01), Griesbach et al.
Lee et al.; “Noise-aware Design for ESD Reliability in Mixed-Signal Integrated Circuits;”IEEE 2001; pp. 437-441, no month.
K. Iniewski et al.; “Design Strategies for ESD Protection in SOC;” Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications(IWSOC'04); Jul. 2004.
Timothy J. Maloney et al.; “Protection of High Voltage Power and Programming Pins;” IEEE Transactions on Components, Packaging and Manufacturing Technology—Part C, vol. 21, No. 4, Oct. 1998, pp. 250-256.
Chu Albert M.
Gauthier Jr. Robert J.
Li Junjun
Wyckoff Thomas W.
Cantor & Colburn LLP
International Business Machines - Corporation
Leja Ronald W
LeStrange Michael J.
LandOfFree
Apparatus and method for improved triggering and oscillation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for improved triggering and oscillation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for improved triggering and oscillation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2814807