Patent
1994-01-26
1998-04-28
Bowler, Alyssa H.
395673, 395460, 395676, 395706, G06F 1500
Patent
active
057457786
ABSTRACT:
Closely related processing threads within a process in a multiprocessor system are collected into thread groups which are globally scheduled as a group based on the thread group structure's priority and scheduling parameters. The thread group structure maintains collective timeslice and CPU accounting for all threads in the group. Within each thread group, each individual thread has a local scheduling priority for scheduling among the threads in its group. The system utilizes a hierarchy of processing levels and run queues to facilitate affining thread groups with processors or groups of processors when possible. The system will tend to balance out the workload among system processors and will migrate threads groups up and down through processing levels to increase cache hits and overall performance. The system is periodically reset to avoid long term unbalanced operation conditions.
REFERENCES:
patent: 5241641 (1993-08-01), Iwasa et al.
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5261053 (1993-11-01), Valencia
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5297265 (1994-03-01), Frank et al.
patent: 5379432 (1995-01-01), Orton et al.
patent: 5442758 (1995-08-01), Slihgwine et al.
patent: 5535393 (1996-07-01), Reeve et al.
patent: 5553305 (1996-09-01), Gregor et al.
Yu et al., "Impact of Workload Partitionability on the Performance of Coupling Architectures for Transaction Processing," IEEE, 1992, pp. 40-49.
Fowler et al., "Improving Processsor and Cache Locality in Fine-Grain Parallel Computations using Object-Affinity Scheduling and Continuatious Passing", Jun. 1992, pp. 1-18.
Markatos et al., "Using Processor Affinity in Loop Scheduling on Shared-Memory Multiprocessors," Mar. 1992, pp. 1-31.
Ni et al., "Design Tradeoffs for Process Scheduling in Shared Memory Multiprocessor Systems," IEEE, 1989, pp. 327-334.
Kontothanassis, "The Mercury User's Manual," Aug. 1993, pp. 1-18.
Squillante et al.,"Using Processor-Cache Affinity Information in Shaved-Memory Multiprocessor Scheduling," IEEE, 1993, pp. 131-143.
Bowler Alyssa H.
Data General Corporation
Dulaney Robert L.
Follansbee John
LandOfFree
Apparatus and method for improved CPU affinity in a multiprocess does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for improved CPU affinity in a multiprocess, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for improved CPU affinity in a multiprocess will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1543137