Boots – shoes – and leggings
Patent
1994-12-02
1996-04-02
Pan, Daniel H.
Boots, shoes, and leggings
3642302, 3642305, 3642318, 3642422, 36424233, 36424343, 3642465, 3642477, 36424692, 3642545, 3642568, 3642629, 364DIG1, 364DIG2, 3642681, G06F 926, G06F 934, G06F 9345, G06F 938
Patent
active
055049257
ABSTRACT:
In a computing system of the type which executes instructions having the form A op B=B, a floating point register includes a plurality of addressable storage elements for storing operand data. A first address receiving circuit receives the B operand address from a first instruction, and a second address receiving circuit receives the A operand address from the first instruction. The A and B operand addresses are each used for addressing one of the plurality of floating point register storage elements. An instruction executing circuit performs a function designated by the first instruction on the operand data output from the floating point register and generates result data. The instruction executing circuit includes an exception circuit for generating exception data indicating whether an exception occurred when the function was performed. A shift register has a plurality of storage elements for storing address and control information. A first address storing circuit stores the B operand address in a selected one of the plurality of shift register storage elements, and a shift register output circuit outputs the stored first instruction B operand address at approximately the time the result data corresponding to the first instruction is generated by the instruction executing circuit. A floating point register storage control circuit stores the result data corresponding to the first instruction in the floating point register storage element addressed by the stored first instruction B operand address as long as no exception occurred when the function was performed. However, the floating point register storage control circuit inhibits the storage of the result data in the floating point register when an exception does occur so that the old B operand value is not destroyed by a probably erroneous value. An operand queue includes a plurality of storage elements for storing A operand data output by the floating point register, and a trap queue includes a plurality of storage elements for storing A operand data corresponding to an instruction which generated exception data, and A trap queue data storing circuit stores the A operand data output from the operand queue into one of the trap queue storage elements whenever an exception is detected. The instructions which were executing when the first exception is detected are allowed to complete.
REFERENCES:
patent: 4285035 (1981-08-01), Kindell et al.
patent: 4484259 (1984-09-01), Palmer et al.
patent: 4760519 (1988-07-01), Papworth et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5201057 (1993-04-01), Uht
Smith, J. E. and Pleszskun, A. R., "Implementing Precise Interrupts in Pipelined Processors," IEEE Transaction on Computers, May 1988, vol. 37, No. 5, pp. 562-573.
Johnson, W. M., "Super-Scalar Processor Design," Computer Systems Laboratory, Stanford University, Jun. 1989, Technical Report No. CSL-TR-89-383.
Intergraph Corporation
Pan Daniel H.
LandOfFree
Apparatus and method for implementing interrupts in pipelined pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for implementing interrupts in pipelined pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for implementing interrupts in pipelined pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2024536