Computer graphics processing and selective visual display system – Display driving control circuitry – Display power source
Reexamination Certificate
2006-08-15
2006-08-15
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Display driving control circuitry
Display power source
C345S003200, C345S003300, C345S003400, C345S660000
Reexamination Certificate
active
07091967
ABSTRACT:
A source frame signal received at a first frame rate is converted to a destination frame signal output at a second frame rate. By adjusting the clock frequency of the clock signal in the destination frame signal, the second frame rate is made to be the same as the first frame rate. Adjusting the destination clock frequency prevents overflow and underflow conditions. The destination clock frequency is decreased to prevent underflow or increased to prevent overflow. The destination clock frequency during the last horizontal line is adjusted to comply with some display devices having a maximum time constraint from a last horizontal sync signal to a vertical sync signal in the destination frame signal.
REFERENCES:
patent: 5739867 (1998-04-01), Eglit
patent: 6002446 (1999-12-01), Eglit
patent: 6285402 (2001-09-01), Miyazaki et al.
patent: 6313822 (2001-11-01), McKay et al.
patent: 6545688 (2003-04-01), Loveridge et al.
patent: WO 03/071513 (2003-08-01), None
Chen Issac
Gong Jin-Sheng
Hjerpe Richard
Hsu Winston
Realtek Semiconductor Corp.
Shapiro Leonid
LandOfFree
Apparatus and method for image frame synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for image frame synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for image frame synchronization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3658030