Boots – shoes – and leggings
Patent
1988-08-04
1991-07-02
Lee, Thomas C.
Boots, shoes, and leggings
364726, 364736, 364224, 364243, 3642457, 3642715, 3642741, 3642816, G06F 15332, G06F 7544, G06F 1316
Patent
active
050290797
ABSTRACT:
A control apparatus for use with a digital signal processing device and associated memory units is described. The control apparatus determines, along with the electrical configuration of the digital signal processing device and associated memory units, the application of members of a signal array to be processed and the removal of the members of a processed signal array from the digital signal processing device. The control apparatus controls the location of data exchanged between the digital signal processing device and the associated memory units. The control apparatus permits the digital signal processing device and associated memory units to operate in a normal mode where a predetermined processing operation is performed on the members of a signal array, a recursive mode where a series of operations are performed on a signal array by a single digital signal processing unit, and a sequential mode where a series of processing operations are performed on a signal array using a by plurality of digital signal processing units coupled in a series arrangement. The control apparatus has provision for automatic accommodation of predetermined latency in the signal member path, resulting from pipelined computation and from pipelined memory accesses, as well as accommodating preselected signal array sizes and preselected signal array overlap.
REFERENCES:
patent: 4241411 (1980-12-01), Krasner et al.
patent: 4393468 (1983-07-01), New
patent: 4689762 (1987-08-01), Thibodeau, Jr.
patent: 4742534 (1988-05-01), Verbeek et al.
patent: 4825399 (1989-04-01), Nagai
David Quong and Robert Perlman, Electronic Design, vol. 32, Jul., 1984, No. 14, "One-Chip Sequencer Shapes up Addressing For Large FFTs", pp. 159-164, 166, 168.
Allen M. Peterson and S. Shankar Narayan, Wescon Conference Record, vol. 25 (1981) Sep., "Fast Fourier Transfor (FFT) and Prime Factor Transform (PFT) Implementations for Signal Processing and Digital Filtering", pp. 1-8.
Zoran Data Sheet for ZR34161 Vector Signal Processor, Jul. 30, 1986, pp. 7-18.
Supplemental Data Sheet for Zoran Data Sheet for 2R 34161 Vector Signal Processor, pp. 20-26.
Aguilar Raul A.
Fleming Michael E.
Lui Kuo Gerry C.
Magar Surendar S.
Array Microsystems, Inc.
Harrell Robert B.
Lee Thomas C.
LandOfFree
Apparatus and method for flexible control of digital signal proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for flexible control of digital signal proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for flexible control of digital signal proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252320