Boots – shoes – and leggings
Patent
1996-05-08
1998-05-05
Beausoliel, Jr., Robert W.
Boots, shoes, and leggings
39518213, 39520011, 39520012, 3642647, 3642694, 3642689, 3642853, G06F 1100, G06F 1108
Patent
active
057488827
ABSTRACT:
Techniques for fault-tolerant computing which do not require fault-tolerant hardware or a fault-tolerant operating system. The techniques employ a monitor daemon which is implemented as one or more user processes and a fault-tolerant library which can be bound into application programs. A user process which is executing on ordinary hardware under an ordinary operating system is made fault tolerant by registering it with the monitor daemon. The degree of fault tolerance can be controlled by means of the fault-tolerant library. Included in the fault-tolerant library is a function which defines portions of a user process's memory as critical memory, a function which copies the critical memory to persistent storage, and a function which restores the critical memory from persistent storage. The monitor daemon monitors fault-tolerant processes, and when such a process hangs or crashes, the daemon restarts it. When the techniques are employed in a multi-node system, the monitor daemon on each node monitors one other node in addition to the processes in its own node. In addition, the monitor daemon may maintain copies of the state of fault-tolerant processes running at least on the monitored node. When the monitored node fails, the monitor daemon starts the processes from the monitored node for which the monitor daemon has state on its own node. When a node leaves or rejoins the multi-node system, what other node a given monitor daemon monitors is automatically redetermined for the new configuration of the multi-node system.
REFERENCES:
patent: 3876987 (1975-04-01), Dalton et al.
patent: 4539655 (1985-09-01), Trussell et al.
patent: 4635258 (1987-01-01), Salowe
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4852092 (1989-07-01), Makita
patent: 4868818 (1989-09-01), Madan et al.
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter et al.
patent: 4979105 (1990-12-01), Daly et al.
patent: 4980857 (1990-12-01), Walter et al.
patent: 4989133 (1991-01-01), May et al.
patent: 5003466 (1991-03-01), Schan, Jr. et al.
patent: 5050070 (1991-09-01), Chastain et al.
patent: 5109329 (1992-04-01), Strelioff
patent: 5157663 (1992-10-01), Major et al.
patent: 5257369 (1993-10-01), Skeen et al.
patent: 5280606 (1994-01-01), Jippo et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5319645 (1994-06-01), Bassi et al.
patent: 5361362 (1994-11-01), Benkeren et al.
patent: 5363502 (1994-11-01), Kagimasa et al.
patent: 5363503 (1994-11-01), Gleeson
patent: 5386544 (1995-01-01), Nakamura
patent: 5452443 (1995-09-01), Oyamada et al.
B. Randell, "System Structure for Software Fault Tolerance", IEEE Transactions on Software Engineering, vol. SE-1, No. 2, Jun. 1975.
A. Avizienis, "The N-Version Approach to Fault-Tolerant Software", IEEE Transactions on Software Engineering, vol. SE-11, No. 12, Dec. 1985.
Y. Huang "Effect of Fault Tolerance on Response Time-Analysis of the Primary Site Approach", IEEE Transactions on Computers, vol. 41, No. 4, Apr. 1992.
Beausoliel, Jr. Robert W.
Dinella Donald P.
Le Dieu-Minh
Lucent Technologies - Inc.
Nelson Gordon E.
LandOfFree
Apparatus and method for fault-tolerant computing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for fault-tolerant computing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for fault-tolerant computing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-66258