Boots – shoes – and leggings
Patent
1997-02-18
1998-02-24
Ray, Gopal C.
Boots, shoes, and leggings
395309, 364707, G06F 132
Patent
active
057219354
ABSTRACT:
A power management circuit for managing low power modes in a computer system, which implements four power modes, from highest power consumption to lowest power consumption: RUN mode, SLEEP mode, IDLE mode, and STANDBY mode. The computer system includes a PCI bus and an ISA bus, with a CPU-PCI bridge to connect the host bus and the PCI bus and a PCI-ISA bridge to connect the PCI bus and the ISA bus. The power management circuit transitions from SLEEP mode to IDLE mode by first determining if the CPU-PCI bridge is parked on the PCI bus and if it is in SLEEP mode. The power management circuit then waits for one refresh period and for all internal queues to empty before checking again to determine if the CPU-PCI bridge is still parked on the PCI bus and if it is still in SLEEP mode. If true, the CPU-PCI bridge transitions to IDLE mode. The power management circuit also performs low power refresh cycles when it is in IDLE or STANDBY mode. In those modes, the memory controller in the CPU-PCI bridge is disabled to conserve power. The power management circuit performs the refresh cycles based off an external asynchronous clock. Further, the power management circuit drives certain PCI bus signals to a certain state to avoid leakage current due to the existence of a mixture of 3.3-volt and 5-volt components connected to the PCI bus.
REFERENCES:
patent: 4317181 (1982-02-01), Teza et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5396635 (1995-03-01), Fung
patent: 5404546 (1995-04-01), Stewart
patent: 5475847 (1995-12-01), Ikeda
patent: 5493684 (1996-02-01), Gephardt et al.
patent: 5504908 (1996-04-01), Ikeda
patent: 5517650 (1996-05-01), Bland et al.
patent: 5586332 (1996-12-01), Jain et al.
Collins Michael J.
Deschepper Todd J.
Edwards James R.
Larson John E.
Reif James R.
Compaq Computer Corporation
Ray Gopal C.
LandOfFree
Apparatus and method for entering low power mode in a computer s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for entering low power mode in a computer s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for entering low power mode in a computer s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1882100