Oscillators – Automatic frequency stabilization using a phase or frequency... – With reference oscillator or source
Reexamination Certificate
2000-08-03
2003-02-18
Kinkead, Arnold (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
With reference oscillator or source
C331S00100A, C331S074000, C327S156000
Reexamination Certificate
active
06522207
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to an improved method for frequency generation and in particular to an apparatus and a method for adjusting the generated frequency. Still more particularly, the present invention provides an apparatus and a method for making rapid frequency adjustments by using a frequency divider with a variable divisor value.
2. Description of the Related Art
A phase locked loop (PLL) is a very interesting integrated circuit that blends analog and digital techniques. Although the basic design of a PLL has been known for decades, the circuit only became a practical building block in integrated circuit form where the cost has become affordable and the design has become more reliable.
The PLL contains a phase detector, an amplifier, a voltage controlled oscillator (VCO), and a feedback loop that allows the output frequency to be a replication of the input signal with noise removed or a multiple of the frequency of the input signal. PLLs have been used for demodulation of FM signals, for tone decoding, for frequency generation, for generation of “clean” signals, and for pulse synchronization, to name but a few of the applications. Because the output frequency is a multiple of the input frequency, it is difficult to make fine frequency adjustments using such a frequency synthesizer.
A non-uniform memory access (NUMA) computer system is a multiple processor architecture where there is a single memory address space but where memory is separated into “close” banks of memory and “distant” banks of memory. Access is “non-uniform” because the access times for the close banks of memory directly associated with the node that contains the CPU are much faster than the access times for distant memory banks at other nodes in the system. A distinct advantage of a NUMA architecture is that it scales well, in the sense that adding more nodes and processors to the system does not create bottlenecks that degrade performance in the same way as other parallel architectures.
One problem with NUMA architectures is to keep the nodes synchronized. Transactions are often labeled with time stamps that are generated by the time of day at-each node in the system. Since these nodes have independent clocks, even though they are initialized at precisely the same time, they will eventually drift apart and require re-synchronization. It is important to have precise time stamps with as little “cycle slippage” as possible between the nodes.
Therefore, it would be advantageous to have a frequency synthesizer that can be changed in small increments dynamically.
SUMMARY OF THE INVENTION
An apparatus and a method is presented for making small frequency adjustments in a frequency synthesizer. The frequency synthesizer consists of the forward portion of a phase locked loop with feedback through a fixed frequency divider and the output of the forward portion of the phase locked loop connected to a dynamically variable frequency divider. By changing the constant of division in the variable frequency divider, the output of the frequency divider can be rapidly changed in small increments.
The dynamically variable frequency divider is key to this design. This digital circuit stores the current divisor value and has an input for a new divisor value. When a signal is sent to switch to the new divisor value, the circuit uses an incrementer and associated logic to rapidly change to the new constant of division.
REFERENCES:
patent: 4481489 (1984-11-01), Kurby
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5059925 (1991-10-01), Weisbloom
patent: 5276408 (1994-01-01), Norimatsu
patent: 5349310 (1994-09-01), Rieder et al.
patent: 5694089 (1997-12-01), Adachi et al.
Boerstler, “Dynamic Behavior of a Phase-Locked Loop Using D-Type Phase Detector and Nonlinear Voltage-Controlled Oscillator”, Mar. 21, 1991, TR No. 21.1428.
Boerstler David William
Dean Mark Edward
Ngo Hung Cai
Zimmerman Andrew Christian
International Business Machines - Corporation
Kinkead Arnold
Salys Casimer K.
Walder, Jr. Stephen J.
Yee Duke W.
LandOfFree
Apparatus and method for dynamic frequency adjustment in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for dynamic frequency adjustment in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for dynamic frequency adjustment in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3169056