Apparatus and method for disabling interrupt masks in processors

Details Apparatus and method for disabling interrupt masks in processors Apparatus and method for disabling interrupt masks in processors

1994-11-30

1996-06-25

Ray, Gopal C.

Boots, shoes, and leggings

395869, 3649411, 3649418, 3649474, 364DIG2, G06F 946

Patent

active

055305970

ABSTRACT:
An apparatus for enabling an interrupt under certain hardware condition even though the interrupt has been masked by software, includes structure for indicating a software condition, structure for indicating a hardware condition, and structure, that is responsive to both aforementioned structures, for generating an interrupt in response to the assertion of an interrupt request signal.

REFERENCES:
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4010448 (1977-03-01), Bennett et al.
patent: 4282573 (1981-08-01), Imai et al.
patent: 4344133 (1982-08-01), Bruce, Jr. et al.
patent: 4420806 (1983-12-01), Johnson, Jr. et al.
patent: 4616314 (1986-10-01), Wilson et al.
patent: 4631674 (1986-12-01), Blandy
patent: 5070447 (1991-12-01), Koyama
patent: 5095526 (1992-03-01), Baum
patent: 5121472 (1992-06-01), Danish et al.
patent: 5177747 (1993-01-01), Capps, Jr. et al.
patent: 5179368 (1993-01-01), Lippincott
patent: 5193187 (1993-03-01), Strout, II et al.
patent: 5249284 (1993-09-01), Kass et al.
Vol. 016404 Aug. 26, 1992 Patent Abstracts of Japan.

Affiliated with

Also associated with

Rating

Apparatus and method for disabling interrupt masks in processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for disabling interrupt masks in processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for disabling interrupt masks in processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2194163